Universiti Teknologi Malaysia Institutional Repository

Scalable multicore design for test interface design

Chong, Shi Hou (2007) Scalable multicore design for test interface design. Masters thesis, Universiti Teknologi Malaysia, Faculty of Electrical Engineering.

[img] PDF - Submitted Version
Restricted to Repository staff only

2180Kb
[img] PDF (Abstract)
62Kb
[img] PDF (Table Of Content)
55Kb
[img] PDF (1st Chapter)
88Kb

Abstract

With industries moving towards converged core design, and multicore processors products, DFx design and testing strategy need to be able to catch up with the pace of product development cycle, increase in test content and test time, as well as converged core design reuse in proliferation of products. As such, core-level test content must be reusable, multicore testing have to be done concurrently, while allow the choice of core isolation, as well as DFx multicore interface that are scalable to facilitate proliferation of products. The main objectives of this project are to investigate on major problems of multicore Design For Testability interface design, to analyze and understand pros and cons of multiple industrial multicore Design For Testability interface designs, to propose and to implement a novel design that can tackle three major problems in term of multicore Design For Testability interface design scalability, concurrent testability as well as trace reusability.

Item Type:Thesis (Masters)
Additional Information:Thesis (Sarjana Kejuruteraan (Elektrik - Komputer dan Mikroelektronik)) - Universiti Teknologi Malaysia, 2007; Supervisor : Prof Dr. Abu Khari A'ain
Uncontrolled Keywords:user interfaces, computer systems, multicore design
Subjects:Q Science > QA Mathematics > QA75 Electronic computers. Computer science
T Technology > TK Electrical engineering. Electronics Nuclear engineering
Divisions:Electrical Engineering
ID Code:11577
Deposited By: Ms Zalinda Shuratman
Deposited On:22 Dec 2010 06:01
Last Modified:18 Sep 2012 07:54

Repository Staff Only: item control page