

ENHANCED ADAPTIVE THERMAL-AWARE ROUTING ALGORITHM FOR
NETWORK-ON-CHIP

MUHAMMAD KALEEM

UNIVERSITI TEKNOLOGI MALAYSIA

ENHANCED ADAPTIVE THERMAL-AWARE ROUTING ALGORITHM FOR
NETWORK-ON-CHIP

MUHAMMAD KALEEM

A thesis submitted in fulfilment of the
requirements for the award of the degree of
Doctor of Philosophy

Faculty of Computing
Universiti Teknologi Malaysia

OCTOBER 2022

ACKNOWLEDGEMENT

In the name of Almighty Allah, the most Gracious, the most Merciful, for giving me the determination and will to complete my Ph.D research.

First and foremost, I would like to express my deepest gratitude to my supervisor, Dr. Ismail Fauzi Bin Isnin, for his visionary guidance valuable support, sharing of experience, and expert advices that lead to the fruitful completion of this work, as well as nurturing me to become a greater researcher. In addition, he has provided ample motivation to help me stay positive throughout this research.

My heartiest and utmost gratitude goes to all my family for their patience, sacrifices, understanding, constant concern, moral support and prayers during the course of my study.

I am grateful to all my colleagues, friends and fellow researchers for their support and advices throughout my research journey have made this tough journey memorable and fill with laughter.

A special thanks to University of Sargodha (SU) for allowing me to pursue my Ph.D from Universiti Teknologi Malaysia (UTM).

ABSTRACT

Routers in 3D NoC are responsible for generating more heat than other components putting an extra strain on the chip cooling cost. Various methods have been suggested to balance temperature distribution, including thermal-aware routing. Thermal-aware adaptive routing is a viable remedy to reduce thermal hotspots by migrating load to the cooler areas of the chip, hence adopting longer and extended paths and suffering from traffic congestion in the network. Furthermore, routing algorithms fetch parameters from neighbouring nodes each time, causing an extra strain on the network. The objective of this study was to have a balance between path length and temperature, reduce the workload on thermally unstable paths and reduce control traffic overhead. This work presented an efficient thermal-aware adaptive routing. The proposed work could adaptively choose the next neighbour at each intermediate node, leading the packet closer to the destination. An effective thermal-aware dynamic weighted adaptive routing was also proposed in this study. The dynamic weighted model had considered parameters related to congestion and thermal issues and provided a suitable balanced approach according to the current situation at each node. Furthermore, an interval-based record-keeping mechanism was proposed to record parameters of previously accessed nodes. Therefore, better, efficient and rapid routing decisions could be made. Results obtained from the simulations showed that the proposed routing algorithms had performed a 12-49% improvement in terms of global average delay under various synthetic traffic conditions compared to the state-of-the-art ATAR. The proposed techniques had observed 24-30% lower hop counts and considerable reduction in thermal profiling, along with up to 35-60% more valid records found from the history table compared to existing techniques. Overall, the proposed routing techniques have contributed to finding progressive routing paths and reducing control traffic overhead within the network.

ABSTRAK

Penghala dalam 3D NoC bertanggungjawab untuk menghasilkan lebih banyak haba daripada komponen lain yang memberi tekanan tambahan pada kos penyejukan cip. Pelbagai kaedah telah dicadangkan untuk mengimbangi taburan suhu, termasuk penghalaan sedar haba. Penghalaan adaptif sedar haba adalah salah satu penyelesaian untuk mengurangkan titik panas haba dengan memindahkan beban ke kawasan cip yang lebih sejuk, dengan itu menggunakan laluan yang lebih panjang dan lanjutan serta mengalami kesesakan lalu lintas dalam rangkaian. Tambahan pula, algoritma penghalaan mengambil parameter dari nod jiran setiap kali, menyebabkan ketegangan tambahan pada rangkaian. Objektif kajian ini adalah untuk mengimbangi antara panjang laluan dan suhu, mengurangkan beban kerja pada laluan yang tidak stabil secara haba dan mengurangkan overhed trafik kawalan. Kerja ini membentangkan penghalaan adaptif sedar haba yang cekap. Kerja yang dicadangkan secara adaptif mampu memilih jiran seterusnya pada setiap nod perantaraan, membawa paket lebih dekat ke destinasi. Penghalaan adaptif berwajaran dinamik sedar haba yang berkesan turut dicadangkan dalam kajian ini. Model berwajaran dinamik telah mempertimbangkan parameter yang berkaitan dengan isu kesesakan dan haba dan menyediakan pendekatan seimbang yang sesuai mengikut situasi semasa pada setiap nod. Tambahan pula, mekanisme penyimpanan rekod berasaskan selang waktu telah dicadangkan untuk merekodkan parameter nod yang diakses sebelum ini. Oleh itu, keputusan penghalaan yang lebih baik, cekap dan pantas boleh dibuat. Hasil kajian yang diperoleh daripada simulasi menunjukkan bahawa algoritma penghalaan yang dicadangkan telah melakukan peningkatan 12-49% dari segi purata langkah keseluruhan di bawah pelbagai keadaan trafik sintetik berbanding dengan ATAR yang canggih. Teknik yang dicadangkan juga memerhatikan 24-30% kiraan hop yang lebih rendah dan pengurangan ketara dalam pemprofilan haba, sehingga 35-60% lebih rekod sah yang ditemui daripada jadual sejarah berbanding teknik sedia ada. Secara keseluruhan, teknik penghalaan yang dicadangkan telah menyumbang kepada pencarian laluan penghalaan progresif dan mengurangkan overhed trafik kawalan dalam rangkaian.

TABLE OF CONTENTS

	TITLE	PAGE
	DECLARATION	iii
	DEDICATION	iv
	ACKNOWLEDGEMENT	v
	ABSTRACT	vi
	ABSTRAK	vii
	TABLE OF CONTENTS	viii
	LIST OF TABLES	xiii
	LIST OF FIGURES	xiv
	LIST OF ABBREVIATIONS	xvii
	LIST OF SYMBOLS	xx
	LIST OF APPENDICES	xxi
CHAPTER 1	INTRODUCTION	1
	1.1 Overview	1
	1.2 Problem Background	2
	1.3 Problem Statement	5
	1.4 Research Aim	6
	1.4.1 Research Questions	6
	1.4.2 Research Objectives	6
	1.5 Research Scope	7
	1.6 Significance of the Study	7
	1.7 Research Contribution	8
	1.8 Organization of Thesis	9
CHAPTER 2	LITERATURE REVIEW	11
	2.1 Introduction	11
	2.2 NoC Paradigm	13
	2.2.1 Architecture of NoC	13

2.2.2	Benefits of NoC	15
2.2.3	Emerging Issues in NoC	16
2.2.4	NoC Routing Algorithm	17
2.2.5	Challenges of Network-on-Chip Routing	19
2.3	Taxonomy of Modern NoC Routing Algorithm	20
2.4	Process Model for NoC Routing Algorithm	21
2.5	Expected Features of Modern NoC Routing Algorithm	22
2.6	Types of Routing Algorithm in NoC	23
2.6.1	Ageing Aware	34
2.6.2	Fault Aware	36
2.6.3	Resilience	39
2.6.4	Power Efficient	40
2.7	Thermal Issue	42
2.7.1	Thermal Issue in Network-on-Chip	42
2.7.2	Floor Planning	44
2.7.3	Thermal-Aware Application Mapping	45
2.7.4	Thermal-Aware Routing Algorithms	45
2.7.4.1	Temporal DTM	47
2.7.4.2	Spatial DTM	47
2.7.4.3	Proactive Routing	47
2.7.4.4	Reactive Routing	53
2.8	Control Traffic Payload	55
2.9	Routing Algorithm Performance Metrics	58
2.9.1	Packet Throughput	58
2.9.2	Buffer Waiting Time	59
2.9.3	Packet Latency	59
2.9.4	Average Packet Latency	59
2.9.5	Injection Rate and Packet Length	60
2.9.6	Routing Algorithm Performance Metric	60
2.10	Simulation Tools	60
2.10.1	TOPAZ	62

2.10.2	WormSim	62
2.10.3	NoCTweak	62
2.10.4	BookSim	62
2.10.5	SICOSYS	63
2.10.6	HNOCS	63
2.10.7	Access Noxim	63
2.10.8	Simulator Traffic Patterns	65
2.11	Discussion on Thermal-Aware Routing Algorithm and Research Gap	65
2.11.1	Visiting Unnecessary Nodes	68
2.11.2	Throttling Region	69
2.11.3	Extra-Strain on Link Load	71
2.12	Chapter Summary	73
CHAPTER 3	RESEARCH METHODOLOGY	75
3.1	Introduction	75
3.2	Operational Framework	75
3.3	Research Flow	76
3.4	Problems of thermal-aware NoC Routing	77
3.5	Research Framework	78
3.6	Research Plan	80
3.7	Simulation	84
3.7.1	Access Noxim	84
3.7.2	Simulation Parameters	85
3.8	Chapter Summary	86
CHAPTER 4	DIRECTION-AWARE ADAPTIVE ROUTING	87
4.1	Introduction	87
4.2	Research Method	88
4.2.1	Selection of Candidate Node	89
4.2.2	Thermal-Aware Directional and Adaptive Routing	93
4.2.3	Deadlock Freedom	94
4.3	Results and Discussion	95

4.3.1	Performance Evaluation	95
4.3.2	Thermal Evaluation	99
4.4	Chapter Summary	100
CHAPTER 5	DYNAMIC WEIGHTED ADAPTIVE ROUTING	103
5.1	Introduction	103
5.2	Methodology	104
5.2.1	Dynamic Weight Adjustment Model	105
5.2.2	Thermal-Aware Dynamic Weighted Routing (TADWR)	109
5.3	Results and Discussion	110
5.3.1	Performance Evaluation	110
5.3.2	Thermal Performance	114
5.4	Chapter Summary	115
CHAPTER 6	INTERVAL-BASED RECORD MECHANISM	117
6.1	Introduction	117
6.2	Methodology	118
6.3	Results and Discussion	123
6.3.1	Performance Evaluation	124
6.4	Chapter Summary	128
CHAPTER 7	PERFORMANCE ANALYSIS	131
7.1	Introduction	131
7.2	Results Comparison and Discussion	134
7.2.1	Performance Evaluation	134
7.2.2	Thermal Performance	137
7.2.3	Hop Count	139
7.3	Chapter Summary	141
CHAPTER 8	CONCLUSION AND FUTURE WORK	143
8.1	Achievements	143
8.2	Research Contributions	144
8.3	Research Implication	146

8.4	Recommendations for Future Research	147
	REFERENCES	149
	LIST OF PUBLICATIONS	164

LIST OF TABLES

TABLE NO.	TITLE	PAGE
Table 2.1	Classification of Routing Algorithms	24
Table 2.2	Tools and Topologies in Recent Routing Algorithms	40
Table 2.3	Comparison of NoC Simulators	61
Table 2.4	Comparison of Traffic Patterns	64
Table 3.1	Research Plan	81
Table 3.2	Simulation Parameters	85
Table 6.1	Throughput/Area comparison after normalization	128

LIST OF FIGURES

FIGURE NO.	TITLE	PAGE
Figure 2.1	Challenges in SoC	12
Figure 2.2	Flow of Literature Review	13
Figure 2.3	Conventional NoC Architecture (Joardar et al., 2018)	14
Figure 2.4	Block Diagram of NoC Router	15
Figure 2.5	Advantages of NoC	16
Figure 2.6	NoC Research Areas	17
Figure 2.7	Hierarchical Order of Routing Techniques	19
Figure 2.8	Taxonomy of NoC Routing Algorithm.	21
Figure 2.9	Flit Process Flow State Diagram	22
Figure 2.10	Key Features of Routing Algorithm	23
Figure 2.11	ATAR Visiting Unnecessary Nodes	69
Figure 2.12	ATAR Traversal with Throttling and Congested Region	70
Figure 2.13	Source Request and Response Iterations	72
Figure 3.1	Operational Framework	76
Figure 3.2	Research Flow	76
Figure 3.3	Reasons behind the main problems of thermal-aware NoC Routing	77
Figure 3.4	Research Framework	79
Figure 3.5	Research Objectives, Targets and Dependencies	83
Figure 4.1	Central node neighbours of 3D NoC	89
Figure 4.2	Source in centre row and destination on upper row	90
Figure 4.3	Source in top row and destination on bottom row	90
Figure 4.4	Source in bottom row and destination in centre row.	91
Figure 4.5	An example of destination in another layer	92
Figure 4.6	Delay comparison of routing technique under Bit-reversal traffic	96

Figure 4.7	Delay comparison of routing technique under Random traffic	96
Figure 4.8	Delay comparison of routing technique under Shuffle traffic	97
Figure 4.9	Hop count comparison of routing techniques under Bit-reversal traffic	98
Figure 4.10	Hop count comparison of routing techniques under Random traffic	98
Figure 4.11	Hop count comparison of routing techniques under Shuffle traffic	99
Figure 4.12	Thermal profile comparison of routing techniques (a) ATAR and (b) TADAR	100
Figure 5.1	Central node neighbours of 3D NoC.	104
Figure 5.2	Operational block diagram for TADWR	107
Figure 5.3	Comparison of global average delay under Bit-reversal traffic	111
Figure 5.4	Comparison of global average delay under Random traffic	111
Figure 5.5	Comparison of global average delay under Shuffle traffic	112
Figure 5.6	Comparison of global average delay under Hotspot traffic.	112
Figure 5.7	Thermal profile comparisons under random traffic (a) Fully Adaptive Routing (b) ATAR (c) TADWR.	114
Figure 6.1	Abstract level router architecture for IBRKM	119
Figure 6.2	IBRKM strategy flow chart	120
Figure 6.3	Comparison of global average delay under Bit-reversal traffic	124
Figure 6.4	Comparison of global average delay under Random traffic	125
Figure 6.5	Comparison of global average delay under Shuffle traffic	125
Figure 6.6	Number of Hits vs. Misses in Millions with $\gamma=5$	127
Figure 6.7	Number of Hits vs. Misses in Millions with $\gamma=10$	127
Figure 6.8	Number of Hits vs. Misses in Millions with $\gamma=20$	128
Figure 7.1	Comparison of global average delay under Bit-reversal traffic	135
Figure 7.2	Comparison of global average delay under Random traffic	136
Figure 7.3	Comparison of global average delay under Shuffle traffic	137

Figure 7.4	Thermal profile comparisons under random traffic (a) ATAR (b) TADAR (c) TADWR (d) IBRKM and (e) Overall.	138
Figure 7.5	Hop count comparison of routing techniques under Bit-reversal traffic	139
Figure 7.6	Hop count comparison of routing techniques under Random traffic	140
Figure 7.7	Hop count comparison of routing techniques under Shuffle traffic	140

LIST OF ABBREVIATIONS

2D	-	2-Dimensional
3D	-	3-Dimensional
3DIC	-	3D Integrated Circuit
ACO	-	Ant Colony Optimization
ANN	-	Artificial Neural Networks
ATAR	-	Adaptive Thermal-Aware Routing
BO	-	buffer occupancy
BTI	-	Bias Temperature Instability
CMP	-	Chip Multi-Processors
CPU	-	Central Processing Unit
CTTAR	-	Collaborative Thermal- and Traffic-Aware Adaptive Routing
DCAT	-	Distributed-Centralized Ageing Table
DFS	-	Dynamic Frequency Scaling
DFSB	-	Dynamic Frequency Scaling
DPRA	-	Deterministic Path Routing Algorithm
DST	-	Destination
DTM	-	Dynamic Thermal Management
DVFS	-	Dynamic Voltage And Frequency Scaling
DVS	-	Dynamic Voltage Scaling
DyAD	-	Deterministic and Adaptive Routing
EBL	-	Effective Buffer Length
EFuNN	-	Evolving Fuzzy Neural Network
ETW	-	East Then West
FAAR	-	Frequency-Aware Adaptive Routing
FMoTAR	-	Fast Multi-Object Thermal-Aware Adaptive Routing Algorithm
FS	-	Flit Serialization
FTRA	-	Fault Tolerant Routing Algorithm
GCAR	-	Game based congestion-aware adaptive routing
GTDAR	-	Game theory based thermal-aware adaptive routing
HRA	-	Heuristic Routing Algorithm

IBRKM	-	Interval Based Record Keeping Mechanism
ILP	-	Integer Linear Programming
INT	-	Immediate Neighbour Temperature
IP	-	Intellectual Property
LAXY	-	Location based Age Resilient
LEAD	-	Longitudinal Exclusively Adaptive or
LMS	-	Least Mean Square
MPSoC	-	Multi-Processor System-on-Chip
MTTF	-	Mean Time To Failure
NBTI	-	Negative Bias Temperature Instability
NI	-	Network Interface
NoC	-	Network-on-Chip
OE	-	Odd-Even
PD	-	Path Diversity
PDA-FTR	-	Path-Diversity-Aware Fault-Tolerant Routing
PDN	-	Power Delivery Network
PDTM	-	Proactive Dynamic Thermal Management
PE	-	Processing Elements
PG	-	Power Gating
PIR	-	Packet Injection Rate
PSO	-	Particle Swarm Optimization
QoS	-	Quality of Service
RTM	-	Repetitive turn Model
RX	-	Receivers
S&F	-	Store & Forward
SAR	-	Systematic Ageing Routing
SoC	-	System-on-Chip
SRC	-	Source
TADAR	-	Thermal-Aware Directional And Adaptive Routing
TADWR	-	Thermal-Aware Dynamic Weighted Routing
TDDDB	-	Time Dependent Dielectric Breakdown
TFSP	-	Thermal-Aware Frequency Scaling Policy
TSV	-	Through Silicon Via

TTAR	-	Traffic- and Throttling-Awareness Routing
TTDR	-	Traffic-and Thermal-Aware Routing
TX	-	Transmitters
UPF	-	Unpaired Function
VCT	-	Virtual Cut Through
VLSI	-	Vary Large Scale Integrated
WB	-	Weight Bucket
WF	-	Weight Fraction

LIST OF SYMBOLS

a	-	Respective Weight
β	-	Change in Weight
C	-	Number of all Parameters
α	-	New weight
γ	-	Validity difference
τ	-	Number of packets in queue
λ	-	Packet arrival rate
P_i	-	Packet
L_i	-	Latency
L_{avg}	-	Average Latency
F	-	Flits
i	-	Input buffer
r	-	Router

LIST OF APPENDICES

APPENDIX	TITLE	PAGE
Appendix A	IBRKM Hit Ratio in Various Configurations	162

CHAPTER 1

INTRODUCTION

1.1 Overview

The increasing packing density of transistors on a chip and the demand for processing for future applications compelled designers to enhance the number of processing elements (PEs) on a chip. Ever increasing number of PE brings an intercommunication problem due to common resources. To reduce interconnection communication delay among PEs, network-on-chip (NoC) was introduced. NoC is flexible and scalable (Wasif *et al.*, 2021). To reduce the end-to-end distance for communication recently, 3D NoC (Three-Dimensional Network-on-Chip) technologies are capable of reducing the interconnection delays by die stacking. 3D NoC-based chip multiprocessors (CMP) are estimated to have higher performance with lower data transmission, power consumption and connection cost (Kunthara *et al.*, 2021).

On the other hand, some factors involved in the degradation of NoC performance include congestion, temporary and permanent faults, ageing, high power density and thermal aggravation. Routers are responsible for generating more heat than memory and processing elements (Taheri *et al.*, 2020). Due to the tier architecture of 3D NoC, it is challenging to reduce the thermal hotspot within the chip as a cooling mechanism that lies on only one side of a chip (Said *et al.*, 2019).

A thermal issue reduces system reliability and puts an extra strain on the on-chip cooling mechanisms. Thermal-aware routing algorithm allows balancing the workload traversing across the on-chip network. In these circumstances, thermal-aware routing algorithms become more substantial to deal with thermal difficulties and diffusion of heat into cooler areas (Taheri *et al.*, 2019). Thermal-aware routing can

reduce thermal hotspots by migrating load to the cooler areas of the chip to achieve thermal optimisation.

The objective of this work is to propose a routing technique that can balance between neighbor temperature and path length, to calculate better paths and reduce the number of path options to choose and an interval-based record keeping mechanism to reduce frequency of control messages transfer for frequently communicating nodes.

1.2 Problem Background

Number of transistors in a single chip is increasing rapidly, this trend will continue in the coming future according to Moore's law. A transistor is a basic element of any computational logic circuit in a microprocessor. Hence increase in number of transistors result in increase in on-chip processing elements. Such rapid growth allows hundreds and thousands of microprocessors to exist on the same chip. This has emerged as a technology consisting of multi-processors on a single chip known as System-on-Chip (SoC). SoC has its own limitations and challenges such as communication, synchronization, delay, routing etc. A new paradigm that helps to facilitate SoC limitations is Network-on-chip (NoC). NoC is communication infrastructure for these hundreds and thousands of microprocessors (E. G. Satish and Ramachandra, 2022).

Recently, 3D-IC (Three-Dimensional Integrated Circuit) technologies are capable of reducing the interconnection delays in die stacking. 3D NoC based chip multiprocessors (CMP) are estimated to have higher performance with lower data transmission power consumption and connection cost (Kunthara *et al.*, 2021). In conventional NoC architecture, each core comprises a processing element (PE), network interface (NI) and a router. NoC concepts and techniques are similar to the well-known and well established domain of computer networks, but are practically impossible to directly reuse all features of traditional computer networks (Hassan and Khaleel, 2018).

Benefits of using NoC paradigm are dedicated communication lines, decentralized controller for communication, support system testing, can operate at different voltage and frequency domain, short wires, arbitrary number of terminals, scalability, guarantees for transfer (Joseph *et al.*, 2019). Along with benefits, NoC has some issues. Researchers are currently focusing on NoC architecture, routing protocol, application mapping, flow control, quality of service, error correction, routing, switching, control schemes etc. (A. Alimi *et al.*, 2021).

The high performance along with balancing load, deadlock-free and livelock-free, as well as fault-tolerant, are the desirable properties of a routing algorithm for NoC. The routing algorithm can be static or dynamic (Li *et al.*, 2018), distributed or source routing and minimal or non-minimal (Safari *et al.*, 2022). Along with packet delivery, researchers have been using routing algorithms to deal with and handle issues like ageing (Wang *et al.*, 2019), temporary and permanent faults (Gabis *et al.*, 2018) and power density (Kumar *et al.*, 2017) to enhance NoC resilience (Charif *et al.*, 2020) and thermal (Salamat *et al.*, 2018) issues.

As the technology scales, temperature effects become more significant, while the designing for performance becomes more difficult. Hence, designers must understand the impact of thermal variations on these systems to reduce hotspots and maintain performance (Lee *et al.*, 2019). Thermal issues are an increasing concern in microelectronics due to increased power density as well as the increasing vulnerability of the system to temperature effects (delay, leakage, reliability) (Lee *et al.*, 2018). To balance temperature distribution, various methods of floor-plan optimisation (Zou *et al.*, 2017), thermal-aware application mapping (Liu *et al.*, 2018) and thermal-aware routing (Ye *et al.*, 2020) have been proposed.

Routers are responsible for being a source of thermal hotspots due to high switching activity. Owing to the tier architecture of 3D NoC, it is challenging to reduce the thermal hotspot within the chip as a cooling mechanism that lies only on one side of a chip. High power density in 3D NoC is responsible for reliability degradation and thermal difficulties. The chip cooling mechanism, also known as a heat sink, is utilised only at one side of the chip in multiple layer 3D NoC; hence, some of the layers away

from the sink have a long heat dissipation path. Therefore, the possibility of thermal hot spots increases especially in layers subsequently further away from the heat sink (Zou *et al.*, 2019).

Cooling mechanisms also known as heat sinks usually exist only on one side of the chip in multi-layer 3D NoC. Hence, layers further away from the heat sink have a higher possibility of thermal hotspots (Shen *et al.*, 2021). These thermal hotspot difficulties and aggravation of the failure mechanism put an extra strain on the cooling cost of the chip and reliability reduction in 3D NoC. Designers need to maintain the performance of the system while reducing thermal hotspots (Lee *et al.*, 2019). To balance temperature distribution, various methods of thermal-aware application mapping (Liu *et al.*, 2018; Abdollahi *et al.*, 2021), floor-plan optimisation (Balakrishnan and Venkatesan, 2021) and thermal-aware routing (Kumar *et al.*, 2017; Dang *et al.*, 2022; Shirmohammadi *et al.*, 2022) have been proposed. Thermal-aware routing algorithms are generally classified into temporal and spatial routing algorithms. Temporal DTM (Dynamic Thermal Management) can dynamically adjust frequencies, voltages or clock cycles to reduce on-chip temperatures (Lee *et al.*, 2018). Temporal DTM results in reduced overall system performance but can regulate system temperatures within a short cooling time. Spatial routing algorithms reduce thermal hotspots by diffusing traffic away from the heated regions (Hsin *et al.*, 2014). Meanwhile, Spatial DTM can manage thermal situations without reducing the speed of the node in terms of frequencies, voltages and clock cycles, hence having a tiny impact on the performance of the system.

Due to the lack of heat sink among the layers and poor traffic distribution, it becomes a challenge to tackle the heat dissipation problem in 3D NoC since the centre of the top layer is more susceptible to thermal problems. One of the effective solutions is to divert traffic away from the centre of the network or to the layers closer to the heat sink. Detoured traffic results in cooler routes yet increased path length. Taking longer routes can raise issues like congestion, power leakage that leads to thermal instability and temporary faults; for instance, ATAR (Dash *et al.*, 2018) has the destination address but does not have the proximity of the location of the destination. Hence, a balance between temperature and path length is required.

Heavy intermediate traffic results in more delays, causes congestion and induces thermal issues. Due to diverse thermal conductance between the intra-layer and inter-layer of the 3D NoC, the relationship between temperature and traffic behaviour among NoC nodes becomes divergent. It is difficult to solve thermal issues without considering traffic conditions in the network. Heavy traffic introduces congestion in the network with low outflows, leading to packets stuck at router buffers waiting for their turn, dissipating heat and causing thermal difficulties. Hence, the design goal is to blend temperature and traffic information along with other routing parameters to make better routing decisions.

It is challenging to reduce traffic in NoC, and it is even harder in the presence of communication overhead for the transfer of vital stats from neighbouring nodes, which is supposed to help and improve routing algorithms. Keeping a record of all successful transactions not only reduces communication overhead for the transfer of vital stats from neighbouring nodes in future but also helps to take better decisions under specified supervision. As multiple paths exist between source and destination, choosing a next neighbour is even more critical.

1.3 Problem Statement

Thermal-aware routing gives an opportunity to balance the workload traversing across the on-chip network. Thermal-aware routing can reduce thermal hotspots by migrating load to the cooler areas of the chip to achieve thermal optimization. In the case of 3D NoC, multiple paths can be taken to reach from source to destination. To moderate the temperatures in the chip and to reduce the power density, available coolest paths or regions can be taken to avoid thermally hotspot paths. To sense temperatures and other vital stats of nodes, enhancing on-chip control traffic is essential. Nevertheless, it is challenging to reduce traffic in NoC and it is even harder in the presence of control traffic overhead, which is supposed to help and improve routing algorithms.

1.4 Research Aim

The aim of this research is to propose a thermal-aware mechanism to distribute temperature evenly throughout the chip, optimise the number of paths between source and destination and maintain an interval-based record mechanism for future decision making.

1.4.1 Research Questions

The research questions of the research are:

1. How to reduce the number of hops considering neighboring temperature?
2. How to reduce the number of throttling routers on thermally unstable paths?
3. How to enhance NoC routing to behave according to network status?

1.4.2 Research Objectives

The objectives of the research are:

1. To propose an adaptive NoC routing algorithm that can balance between neighbour temperature and path length.
2. To decrease the number of throttling routers by proposing optimizing the number of paths options to choose, will reduce network workload on thermally unstable paths.
3. To reduce traffic overhead by proposing an interval-based record keeping mechanism for node cost of NoC.

1.5 Research Scope

This work focuses on routing algorithms under thermal and congestion conditions for 3D fully connected regular mesh network-on-chip. Faults in packets during the transmission, purpose of data transmission as well as temporary and permanent faults in topology are beyond the scope of this work.

1.6 Significance of the Study

Routers provide communication mechanisms for communication among tiles using communication paths. During high traffic situations, packets have to reside in the router's buffers waiting for its turn to cause congestion in the network. Routers are a source of thermal hotspot due to high switching activity and congestion resulting in higher power density. Power density of the router area is higher than power density in intellectual property IP. It is also the fact, higher power consumption of the chip elements results in deteriorating into heat. Routers are responsible for providing communication between IP at a cost of high heat dissipation. Higher heat dissipation for a long period of time may cause throttling in the network. Due to the lack of heat sink among the layers and poor traffic distribution, tackling the heat dissipation problem in 3D NoC is difficult. Since the centre of the top layer in 3D NoC is more susceptible to thermal problems. One of the effective solutions is to divert traffic away from the centre of the network or to the layers closer to the heat sink. Detoured traffic results in cooler routes yet increasing the path length. Heavy intermediate traffic results in more delays, causing congestion and induces thermal issues.

Due to diverse thermal conductance between the intra layer and inter layer of the 3D NoC, the relationship between temperature and traffic behaviour among NoC nodes is divergent. It is difficult to solve thermal issues without considering traffic conditions in the network. Heavy traffic can cause congestion in the network with low outflows, leading to packets stuck at route buffers waiting for its turn, dissipating heat and causing thermal difficulties. The goal of this work is to blend temperature and traffic information along with other routing parameters during the thermal control

period in order to take better routing decisions and also reduce traffic. In 3D NoC, it is challenging to reduce traffic in NoC and it is even harder in the presence of control traffic overhead which is supposed to help and improve routing algorithms. Keeping record of all successful transactions not only reduces communication overhead for transfer of vital stats from neighbouring nodes in future but it also helps to take better decisions under specified supervision. As multiple paths exist between source and destination choosing a next neighbour is even more critical.

1.7 Research Contribution

This study delivers the following contributions.

- i) Developed a technique that works well for uniform distribution of heat in the 3D NoC. It also strives for finding the best possible neighbour to reach near to the proximity of destination. It is highly adaptive in the beginning and becomes deterministic just before reaching its destination. Developed technique has performed better in terms of global average delay, total hop counts reduction and thermal profiling under various traffic conditions
- ii) A novel thermal-aware dynamic weighted routing technique is developed for dynamic distribution of traffic and heat in the 3D NoC. It allows packets to adaptively select their next neighbour by dynamically adjusting weights of the cost model. Developed technique designed to regulate new weights among the parameters to work according to network situation and need of time. It has performed better in terms of global average delay and thermal profiling under various synthetic traffic conditions.
- iii) Developed a novel interval-based record keeping mechanism to reduce communication overhead for transfer of vital stats from neighbour nodes. It works on the history table record of previous transactions carried in the node under validity conditions. Keeping record of all successful transactions not only reduces communication overhead for transfer of vital stats from neighbouring nodes in future but it also helps to take better decisions under

specified supervision. Developed technique has performed better in terms of global average delay; average number of hits vs. misses.

1.8 Organization of Thesis

This thesis is organized as follows:

Chapter 2: This chapter provides an intensive literature review on the study domain and detailed background work on the study domain is discussed.

Chapter 3: Provides the research methodology comprising the overview of the research framework, research plan, and detailed explanation of each of the phases that make up the research activities.

Chapter 4: This chapter provides a strategy for uniform distribution of heat in the 3D NoC. It also strives for finding the best possible neighbour to reach near to the proximity of destination. Moreover, it presents experimental evaluations and performance comparisons under different synthetic traffic patterns, focusing on global average delay, thermal profiling and total hop counts.

Chapter 5: This chapter provides a mechanism for dynamic weight management designed to regulate new weights among the parameters to work according to network situation and need of time. Furthermore, it presents experimental evaluations and performance comparisons under different synthetic traffic patterns, focusing on global average delay and thermal profiling.

Chapter 6: This chapter developed a technique mechanism to reduce communication overhead for transfer of vital stats from neighbour nodes by introducing history based record keeping mechanism. It also presents experimental evaluations and performance comparisons under different synthetic traffic patterns focusing on global average delay and average number of hits vs. misses.

Chapter 7: This chapter provides a detailed analysis of this study. It provides a detailed comparison with all the presented techniques in chapter 4, 5 and 6.

Chapter 8: This chapter discusses the outcome of the current work and possible guidelines for future work.

REFERENCES

- A. Alimi, I., K. Patel, R., Aboderin, O., M. Abdalla, A., A. Gbadamosi, R., J. Muga, N., N. Pinto, A. and L. Teixeira, A. (2021) 'Network-on-Chip Topologies: Potentials, Technical Challenges, Recent Advances and Research Direction', in *Network-on-Chip - Architecture, Optimization, and Design Explorations*.
- Abdollahi, M., Firouzabadi, Y., Dehghani, F. and Mohammadi, S. (2021) 'THAMON: Thermal-aware High-performance Application Mapping onto Opto-electrical network-on-chip', *Journal of Systems Architecture*. Elsevier, 121, p. 102315.
- Akbar, R. and Safaei, F. (2018) 'A novel adaptive congestion-aware and load-balanced routing algorithm in networks-on-chip', *Computers and Electrical Engineering*. Elsevier, 71, pp. 60–76.
- Akbar, R. and Safaei, F. (2020) 'A novel congestion-aware routing algorithm with prediction in mesh-based networks-on-chip', *Nano Communication Networks*. Elsevier, 26, p. 100322.
- Alaei, M. and Yazdanpanah, F. (2021) 'A high-performance FPGA-based multicrossbar prioritized network-on-chip', *Concurrency and Computation: Practice and Experience*. Wiley Online Library, 33(6), p. e6055.
- Alonso, M. G. and Flich, J. (2018) 'PROSA: Protocol-Driven Network on Chip Architecture', *IEEE Transactions on Parallel and Distributed Systems*. IEEE, 29(7), pp. 1560–1574.
- Ankit, A., Koo, M., Sen, S. and Roy, K. (2019) 'Powerline communication for enhanced connectivity in neuromorphic systems', *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*. IEEE, 27(8), pp. 1897–1906.
- Aswale, S. and Ghorpade, V. R. (2021) 'Geographic Multipath Routing based on Triangle Link Quality Metric with Minimum Inter-path Interference for Wireless Multimedia Sensor Networks', *Journal of King Saud University - Computer and Information Sciences*. Elsevier, 33(1), pp. 33–44.
- Augustine, J., Raghavendra, K., Jose, J. and Mutyam, M. (2020) 'Router Buffer Caching for Managing Shared Cache Blocks in Tiled Multi-Core Processors', in *Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors*. IEEE, pp. 239–246.

- Baharloo, M., Aligholipour, R., Abdollahi, M. and Khonsari, A. (2020) ‘ChangeSUB: A power efficient multiple network-on-chip architecture’, *Computers and Electrical Engineering*. Elsevier, 83, p. 106578.
- Bahman, F., Reza, A., Reshadi, M. and Vazifedan, S. (2020) ‘CACBR: Congestion Aware Cluster Buffer base routing algorithm with minimal cost on NOC’, *CCF Transactions on High Performance Computing*. Springer Singapore, 2(3), pp. 297–306.
- Balakrishnan, S. and Venkatesan, R. (2021) ‘Splay Tree Hybridized Multicriteria ant Colony and Bregman Divergence Firefly Optimized Vlsi Floorplanning’.
- Balamurugan, K., Umamaheswaran, S., Mamo, T., Nagarajan, S. and Rao Namamula, L. (2022) ‘Roadmap for machine learning based network-on-chip (M/L NoC) technology and its analysis for researchers’, *Journal of Physics Communications*. IOP Publishing, 6(2), p. 022001.
- Benmessaoud Gabis, A., Bomel, P. and Sevaux, M. (2018) ‘Application-aware Multi-Objective Routing based on Genetic Algorithm for 2D Network-on-Chip’, *Microprocessors and Microsystems*. Elsevier, 61, pp. 135–153.
- Bhamidipati, P. and Karanth, A. (2022) ‘HREN: A Hybrid Reliable and Energy-Efficient Network-on-Chip Architecture’, *IEEE Transactions on Emerging Topics in Computing*. IEEE, 10(2), pp. 537–548.
- Blessington, T. P., Bhaskara, B. and Basha, F. N. (2016) ‘A Perspective on Collaboration with Interconnects & Routing in Network on Chip Architectures’, in *Procedia Computer Science*. Elsevier, pp. 180–186.
- Boraten, T. and Kodi, A. K. (2018) ‘Runtime Techniques to Mitigate Soft Errors in Network-on-Chip (NoC) Architectures’, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. IEEE, 37(3), pp. 682–695.
- Cai, Y., Luo, W. and Xiang, D. (2018) ‘Routing algorithm based on a column-partition turn model for a network-on-chip’, *Qinghua Daxue Xuebao/Journal of Tsinghua University*. Springer, 58(12), pp. 1051–1058.
- Cao, K., Zhou, J., Wei, T., Chen, M., Hu, S. and Li, K. (2019) ‘A survey of optimization techniques for thermal-aware 3D processors’, *Journal of Systems Architecture*. Elsevier B.V., 97(January), pp. 397–415.
- Catania, V., Mineo, A., Monteleone, S., Palesi, M. and Patti, D. (2015) ‘Noxim: An open, extensible and cycle-accurate network on chip simulator’, in

- Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors*. IEEE, pp. 162–163.
- Charif, A., Coelho, A., Ebrahimi, M., Bagherzadeh, N. and Zergainoh, N. E. (2018) ‘First-Last: A Cost-Effective Adaptive Routing Solution for TSV-Based Three-Dimensional Networks-on-Chip’, *IEEE Transactions on Computers*. IEEE, 67(10), pp. 1430–1444.
- Charif, A., Coelho, A., Zergainoh, N. E. and Nicolaidis, M. (2020) ‘A Dynamic Sufficient Condition of Deadlock-Freedom for High-Performance Fault-Tolerant Routing in Networks-on-Chips’, *IEEE Transactions on Emerging Topics in Computing*. IEEE, 8(3), pp. 642–654.
- Chen, C., Fu, Y. and Cotofana, S. (2017) ‘Towards Maximum Utilization of Remained Bandwidth in Defected NoC Links’, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. IEEE, 36(2), pp. 285–298.
- Chen, C., Li, Q., Li, N., Liu, H. and Dai, Y. (2018) ‘Link-Sharing: Regional Congestion Aware Routing in 2D NoC by Propagating Congestion Information on Idle Links’, in *2018 IEEE 3rd International Conference on Integrated Circuits and Microsystems, ICICM 2018*. IEEE, pp. 291–297.
- Chen, K. C. (2017) ‘Game-based congestion-aware adaptive routing (GCAR) for proactive thermal-aware 3D network-on-chip systems’, in *10th International Workshop on Network on Chip Architectures, NoCArc 2017 - In conjunction with the 50th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2017*. ACM, p. 9.
- Chen, K. C. (2018) ‘Game-Based Thermal-Delay-Aware Adaptive Routing (GTDAR) for Temperature-Aware 3D Network-on-Chip Systems’, *IEEE Transactions on Parallel and Distributed Systems*. IEEE, 29(9), pp. 2018–2032.
- Chen, K. C. and Liao, Y. H. (2020) ‘Adaptive machine learning-based temperature prediction scheme for thermal-aware NoC system’, in *Proceedings - IEEE International Symposium on Circuits and Systems*. IEEE, pp. 1–4.
- Chen, K. C., Tang, H. W., Liao, Y. H. and Yang, Y. C. (2020) ‘Temperature tracking and management with number-limited thermal sensors for thermal-aware NoC systems’, *IEEE Sensors Journal*. IEEE, 20(21), pp. 13018–13028.
- Chen, Y.-Y., Chang, E.-J., Hsin, H.-K., Chen, K.-C. J. and Wu, A.-Y. A. (2017) ‘Path-diversity-aware fault-tolerant routing algorithm for network-on-chip systems’,

- IEEE Transactions on Parallel and Distributed Systems*. IEEE, 28(3), pp. 838–849.
- Dai, J., Jiang, X., Huang, H., Zeng, L. and Watanabe, T. (2017) ‘HyPAR: Hybrid Planar Adaptive Routing Algorithm for 3D NoCs’, in *回路とシステムワークショップ論文集 Workshop on Circuits and Systems*. [電子情報通信学会], pp. 186–191.
- Dang, K. N., Ahmed, A. Ben, Abdallah, A. Ben and Tran, X. T. (2022) ‘HotCluster: A Thermal-Aware Defect Recovery Method for Through-Silicon-Vias Toward Reliable 3-D ICs Systems’, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. IEEE, 41(4), pp. 799–812.
- Dang, K. N., Ahmed, A. Ben, Okuyama, Y. and Abdallah, A. Ben (2020) ‘Scalable Design Methodology and Online Algorithm for TSV-Cluster Defects Recovery in Highly Reliable 3D-NoC Systems’, *IEEE Transactions on Emerging Topics in Computing*. IEEE, 8(3), pp. 577–590.
- Dash, R., Majumdar, A., Pangracious, V., Turuk, A. K. and Risco-Martin, J. L. (2018) ‘ATAR: An adaptive thermal-aware routing algorithm for 3-D network-on-chip systems’, *IEEE Transactions on Components, Packaging and Manufacturing Technology*. IEEE, 8(12), pp. 2122–2129.
- Fettes, Q., Clark, M., Bunescu, R., Karanth, A. and Louri, A. (2019) ‘Dynamic Voltage and Frequency Scaling in NoCs with Supervised and Reinforcement Learning Techniques’, *Computer*. IEEE, 52(9), pp. 4–5.
- Fu, F., Lou, B., Chen, Y. and Wang, J. (2019) ‘Improving reliability in NoCs by reconstructing location distribution of management cores’, *Microelectronics Journal*. Elsevier, 90, pp. 133–140.
- Fu, Y., Li, L., Wang, K. and Zhang, C. (2017) ‘Kalman Predictor-Based Proactive Dynamic Thermal Management for 3-D NoC Systems with Noisy Thermal Sensors’, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. IEEE, 36(11), pp. 1869–1882.
- Fusella, E. and Cilaro, A. (2018) ‘Lattice-Based Turn Model for Adaptive Routing’, *IEEE Transactions on Parallel and Distributed Systems*. IEEE, 29(5), pp. 1117–1130.

- Gabis, A. B., Bomel, P. and Sevaux, M. (2018) ‘Bi-Objective Cost Function for Adaptive Routing in Network-on-Chip’, *IEEE Transactions on Multi-Scale Computing Systems*. IEEE, 4(2), pp. 177–187.
- Gangwar, A., Sreedharan, R., Prasad, A., Agarwal, N. K. and Gade, S. H. (2021) ‘Topology Agnostic Virtual Channel Assignment and Protocol Level Deadlock Avoidance in a Network-on-Chip’, in *Proceedings - Design Automation Conference*. IEEE, pp. 61–66.
- Ghaderi, Z., Alqahtani, A. and Bagherzadeh, N. (2018) ‘AROMa: Aging-aware deadlock-free adaptive routing algorithm and online monitoring in 3D NoCs’, *IEEE Transactions on Parallel and Distributed Systems*. IEEE, 29(4), pp. 772–788.
- Hassan, R. F. and Khaleel, R. L. (2018) ‘Hardware Implementation of NoC based MPSoC Prototype using FPGA’, *International Journal of Applied Engineering Research*, 13(7), pp. 5443–5451.
- Hsin, H. K., Chang, E. J. and Wu, A. Y. (2014) ‘Spatial-temporal enhancement of ACO-based selection schemes for adaptive routing in network-on-chip systems’, *IEEE Transactions on Parallel and Distributed Systems*. IEEE, 25(6), pp. 1626–1637.
- Huang, J., Zhong, W., Li, Z. and Chen, S. (2018) ‘Lagrangian relaxation-based routing path allocation for application-specific network-on-chips’, *Integration*. Elsevier B.V., 61(June 2017), pp. 20–28.
- Huang, W., Ghosh, S., Velusamy, S., Sankaranarayanan, K., Skadron, K. and Stan, M. R. (2006) ‘HotSpot: A compact thermal modeling methodology for early-stage VLSI design’, *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*. IEEE, 14(5), pp. 501–513.
- Jash, A., Ghosh, A., Noyel, N., Patra, R. and Mondal, H. K. (2020) ‘3D-NoCNN: NoC based Clustered Architecture for Neural Networks’, in *2020 24th International Symposium on VLSI Design and Test, VDAT 2020*. IEEE, pp. 1–4.
- Jayshree, Seetharaman, G. and Pati, D. (2022) ‘Reliable Fault-Tolerance Routing Technique for Network-on-Chip Interconnect’, in *Lecture Notes in Networks and Systems*. Springer, pp. 767–775.
- Jheng, K. Y., Chao, C. H., Wang, H. Y. and Wu, A. Y. (2010) ‘Traffic-thermal mutual-coupling co-simulation platform for three-dimensional network-on-chip’, in

- Proceedings of 2010 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2010*. IEEE, pp. 135–138.
- Jiang, X., Lei, X., Zeng, L. and Watanabe, T. (2017) ‘High performance virtual channel based fully adaptive thermal-aware routing for 3D NoC’, in *Proceedings - International Symposium on Quality Electronic Design, ISQED*. IEEE, pp. 289–295.
- Joardar, B. K., Duraisamy, K. and Pande, P. P. (2018) ‘High performance collective communication-aware 3D Network-on-Chip architectures’, in *Proceedings of the 2018 Design, Automation and Test in Europe Conference and Exhibition, DATE 2018*. IEEE, pp. 1351–1356.
- Joseph, J. M., Bamberg, L., Ermel, D., Perjikolaie, B. R., Drewes, A., Garcia-Ortiz, A. and Pionteck, T. (2019) ‘NoCs in Heterogeneous 3D SoCs: Co-Design of Routing Strategies and Microarchitectures’, *IEEE Access*. IEEE, 7, pp. 135145–135163.
- Karkar, A., Dahir, N., Mak, T. and Tong, K.-F. (2022) ‘Thermal and Performance Efficient On-Chip Surface-Wave Communication for Many-Core Systems in Dark Silicon Era’, *ACM Journal on Emerging Technologies in Computing Systems*. ACM New York, NY, 18(3), pp. 1–18.
- Kouzapas, D., Skitsas, C., Saeed, T., Soteriou, V., Lestas, M., Philippou, A., Abadal, S., Liaskos, C., Petrou, L., Georgiou, J. and Pitsillides, A. (2020) ‘Towards fault adaptive routing in metasurface controller networks’, *Journal of Systems Architecture*. Elsevier B.V., 106(December 2019), p. 101703.
- Kumar, S. S., Zjajo, A. and Van Leuken, R. (2017) ‘Immediate Neighborhood Temperature Adaptive Routing for Dynamically Throttled 3-D Networks-on-Chip’, *IEEE Transactions on Circuits and Systems II: Express Briefs*. IEEE, 64(7), pp. 782–786.
- Kunthara, R. G., James, R. K., Sleeba, S. Z. and Jose, J. (2021) ‘Traffic aware routing in 3D NoC using interleaved asymmetric edge routers’, *Nano Communication Networks*. Elsevier, 27, p. 100334.
- Lee, D., Das, S. and Pande, P. P. (2019) ‘Analyzing power-thermal-performance trade-offs in a high-performance 3D NoC architecture’, *Integration*. Elsevier, 65, pp. 282–292.
- Lee, D., Das, S., Rao Doppa, J., Pratim Pande, P. and Chakrabarty, K. (2018) ‘Performance and thermal tradeoffs for energy-efficient monolithic 3d

- network-on-chip’, *ACM Transactions on Design Automation of Electronic Systems*. ACM, 23(5), p. 60.
- Lee, S. C. and Han, T. H. (2020) ‘Q-function-based traffic-and thermal-aware adaptive routing for 3d network-on-chip’, *Electronics (Switzerland)*. Multidisciplinary Digital Publishing Institute, 9(3), p. 392.
- Li, Y., Mei, K. and Liu, Y. (2016) ‘Improving the Area Efficiency of ACO-Based Routing by Directional Pheromone in Large-Scale NoCs’, *Microprocessors and Microsystems*. Elsevier, 45, pp. 81–94.
- Li, Z., Du, G., Fan, R., Lu, Q., Zhang, D. and Ouyang, Y. (2018) ‘A low-latency adaptive noc routing scheme based on traffic monitoring’, in *Proceedings of the International Conference on Anti-Counterfeiting, Security and Identification, ASID*. IEEE, pp. 226–230.
- Lin, S. Y., Yin, T. C., Wang, H. Y. and Wu, A. Y. (2011) ‘Traffic-and thermal-aware routing for throttled three-dimensional Network-on-Chip systems’, in *Proceedings of 2011 International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2011*. IEEE, pp. 320–323.
- Liu, F., Gu, H. and Yang, Y. (2012) ‘DTBR: A dynamic thermal-balance routing algorithm for Network-on-Chip’, *Computers and Electrical Engineering*. Elsevier, 38(2), pp. 270–281.
- Liu, L., Ma, R. and Zhu, Z. (2019) ‘An encapsulated packet-selection routing for network on chip’, *Microelectronics Journal*, 84, pp. 96–105.
- Liu, W., Yang, L., Jiang, W., Feng, L., Guan, N., Zhang, W. and Dutt, N. (2018) ‘Thermal-aware task mapping on dynamically reconfigurable network-on-chip based multiprocessor system-on-chip’, *IEEE Transactions on Computers*. IEEE, 67(12), pp. 1818–1834.
- Majumdar, A., Dash, R. K., Risco-Martín, J. L. and Turuk, A. K. (2018) ‘Fmotar: A fast multi-objective thermal aware routing algorithm for three-dimensional network-on-chips’, in *Simulation Series*. Society for Computer Simulation International, pp. 133–144.
- Manna, K., Chattopadhyay, S. and Sengupta, I. (2016) ‘Thermal-aware design and test techniques for two-and three-dimensional networks-on-chip’, in *Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI*. IEEE, pp. 583–586.

- Manna, K., Mukherjee, P., Chattopadhyay, S. and Sengupta, I. (2018) ‘Thermal-aware application mapping strategy for network-on-chip based system design’, *IEEE Transactions on Computers*. IEEE, 67(4), pp. 528–542.
- Maqsood, T., Bilal, K. and Madani, S. A. (2018) ‘Congestion-aware core mapping for Network-on-Chip based systems using betweenness centrality’, *Future Generation Computer Systems*. Elsevier, 82, pp. 459–471.
- Moghaddam, M. G. and Ababei, C. (2018) ‘Dynamic Lifetime Reliability Management for Chip Multiprocessors’, *IEEE Transactions on Multi-Scale Computing Systems*. IEEE, 4(4), pp. 952–958.
- Momeni, M. and Jafari Pozveh, A. (2020) ‘An Adaptive Approximation Method for Traffic Reduction in Network on Chip’, in *6th Iranian Conference on Signal Processing and Intelligent Systems, ICSPIS 2020*. IEEE, pp. 1–5.
- Momeni, M. and Shahhoseini, H. S. (2022) ‘Energy efficient 3D network-on-chip based on approximate communication’, *Computer Networks*. Elsevier, 203, p. 108652.
- Muhammad, S. T., Saad, M., El-Moursy, A. A., El-Moursy, M. A. and Hamed, H. F. A. (2019) ‘CFPA: Congestion aware, fault tolerant and process variation aware adaptive routing algorithm for asynchronous Networks-on-Chip’, *Journal of Parallel and Distributed Computing*. Elsevier, 128, pp. 151–166.
- Nezarat, M., Shahhoseini, H. S. and Momeni, M. (2022) ‘Thermal-aware routing algorithm in partially connected 3D NoC with dynamic availability for elevators’, *Journal of Ambient Intelligence and Humanized Computing*. Springer, pp. 1–14.
- Oh, D. K., Choi, M. J. and Kim, J. H. (2019) ‘Thermal-aware 3D symmetrical buffered clock tree synthesis’, *ACM Transactions on Design Automation of Electronic Systems*. ACM, 24(3), p. 28.
- Pandiaraj, K., Sivakumar, P. and Prakash, K. J. (2021) ‘Machine learning based effective linear regression model for TSV layer assignment in 3DIC’, *Microprocessors and Microsystems*. Elsevier, 83, p. 103953.
- Pano, V., Lerner, S., Yilmaz, I., Lui, M. and Taskin, B. (2018) ‘Workload-Aware Routing (WAR) for Network-on-Chip Lifetime Improvement’, in *Proceedings - IEEE International Symposium on Circuits and Systems*. IEEE, pp. 1–5.
- Pasupulety, U., Halavar, B. and Talawar, B. (2018) ‘Thermal Aware Design for Through-Silicon Via (TSV) based 3D Network-on-Chip (NoC) Architectures’,

- in *Proceedings of the 2018 8th International Symposium on Embedded Computing and System Design, ISED 2018*. IEEE, pp. 236–240.
- Patil, T. and Sandi, A. (2021) ‘Design and implementation of asynchronous NOC architecture with buffer-less router’, *Materials Today: Proceedings*. Elsevier, 49, pp. 756–763.
- Priya, S., Agarwal, S. and Kapoor, H. K. (2018) ‘Fault Tolerance in Network on Chip Using Bypass Path Establishing Packets’, in *Proceedings of the IEEE International Conference on VLSI Design*. IEEE, pp. 457–458.
- Qiao, Y., Hua-jian, Z., Jin-yu, Z. H. U., Zheng, Y. A. N., Yu-kun, S. and Xue-yi, L. I. U. (2020) ‘Design a reconfigurable router based on hybrid packet/circuit-switching for NoC’, *微电子学与计算机*. *微电子学与计算机*, 37(3), pp. 49–54.
- Raparti, V. Y., Kapadia, N. and Pasricha, S. (2017) ‘ARTEMIS: An Aging-Aware Runtime Application Mapping Framework for 3D NoC-Based Chip Multiprocessors’, *IEEE Transactions on Multi-Scale Computing Systems*. IEEE, 3(2), pp. 72–85.
- Rezaei-Ravari, M. and Sattari-Naeini, V. (2018a) ‘Dynamic clustering-based routing scheme for 2D-Mesh networks-on-chip’, *Microelectronics Journal*. Elsevier, 81, pp. 123–136.
- Rezaei-Ravari, M. and Sattari-Naeini, V. (2018b) ‘Reliable congestion-aware path prediction mechanism in 2D NoCs based on EFuNN’, *Journal of Supercomputing*. Springer, 74(11), pp. 6102–6125.
- Rohbani, N., Shirmohammadi, Z., Zare, M. and Miremadi, S.-G. (2017) ‘LAXY: A Location-Based Aging-Resilient Xy-Yx Routing Algorithm for Network on Chip’, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. IEEE, 36(10), pp. 1725–1738.
- Safari, M., Shirmohammadi, Z., Rohbani, N. and Farbeh, H. (2018) ‘WiP: Floating xy-yx: An efficient thermal management routing algorithm for 3d nocs’, in *Proceedings - IEEE 16th International Conference on Dependable, Autonomic and Secure Computing, IEEE 16th International Conference on Pervasive Intelligence and Computing, IEEE 4th International Conference on Big Data Intelligence and Computing and IEEE 3rd Cyber Science and Technology Congress, DASC-PICom-DataCom-CyberSciTec 2018*. IEEE, pp. 730–735.

- Safari, M., Shirmohammadi, Z., Rohbani, N. and Farbeh, H. (2022) ‘LETHOR: a thermal-aware proactive routing algorithm for 3D NoCs with less entrance to hot regions’, *Journal of Supercomputing*. Springer, 78(6), pp. 1–25.
- Said, M., Shalaby, A. and Gebali, F. (2019) ‘Thermal-aware network-on-chips: Single- and cross-layered approaches’, *Future Generation Computer Systems*. Elsevier B.V., 91, pp. 61–85.
- Salamat, R., Khayambashi, M., Ebrahimi, M. and Bagherzadeh, N. (2016) ‘A Resilient Routing Algorithm with Formal Reliability Analysis for Partially Connected 3D-NoCs’, *IEEE Transactions on Computers*. IEEE, 65(11), pp. 3265–3279.
- Salamat, R., Khayambashi, M., Ebrahimi, M. and Bagherzadeh, N. (2018) ‘LEAD: An Adaptive 3D-NoC Routing Algorithm with Queuing-Theory Based Analytical Verification’, *IEEE Transactions on Computers*. IEEE, 67(8), pp. 1153–1166.
- Sarihi, A. and Shahhoseini, H. S. (2018) ‘Two-stage throttled-aware deterministic routing for non-stationary irregular mesh in network on-chip’, in *2017 IEEE 4th International Conference on Knowledge-Based Engineering and Innovation, KBEI 2017*. IEEE, pp. 0398–0403.
- Satish, E. G. and Ramachandra, A. C. (2022) ‘Comparative Performance Analysis of Routing Topology for NoC Architecture’, in *Lecture Notes in Electrical Engineering*. Springer, pp. 431–440.
- Satish, E G and Ramachandra, A. C. (2022) ‘Faulty Node Detection and Correction of Route in Network-On-Chip (NoC)’, in *Innovative Data Communication Technologies and Application*. Springer, pp. 783–789.
- Serafy, C., Srivastava, A. and Yeung, D. (2015) ‘Unlocking the true potential of 3D CPUs with micro-fluidic cooling’, in *Proceedings of the International Symposium on Low Power Electronics and Design*. IEEE, pp. 323–326.
- Shahabinejad, N. and Beitollahi, H. (2020) ‘Q-Thermal: A Q-Learning-Based Thermal-Aware Routing Algorithm for 3-D Network On-Chips’, *IEEE Transactions on Components, Packaging and Manufacturing Technology*. IEEE, 10(9), pp. 1482–1490.
- Shen, L., Wu, N., Yan, G. and Ge, F. (2021) ‘Collaborative thermal- And traffic-aware adaptive routing scheme for 3D network-on-chip systems’, *IEICE Electronics Express*. The Institute of Electronics, Information and Communication Engineers, 18(4), pp. 18–20200425.

- Shirmohammadi, Z., Mahmoudi, M. and Rostamnezhad, M. (2022) ‘Int-TAR: An Intelligent Thermal-Aware Routing Algorithm for 3D NoC’, *Journal of Electrical and Computer Engineering Innovations (JECEI)*, 10(1), pp. 47–56.
- Singh, S., Ravindra, J. V. R. and Naik, B. R. (2022) ‘Proffering Secure Energy Aware Network-On-Chip (Noc) Using Incremental Cryptogine’, *Sustainable Computing: Informatics and Systems*. Elsevier, 35, p. 100682.
- Stroobant, P., Abadal, S., Tavernier, W., Alarcón, E., Colle, D. and Pickavet, M. (2018) ‘A General, Fault tolerant, Adaptive, Deadlock-free Routing Protocol for Network-on-chip’, in *2018 11th International Workshop on Network on Chip Architectures (NoCArc)*. IEEE, pp. 1–6.
- Taheri, E., Isakov, M., Patooghy, A. and Kinsy, M. A. (2020) ‘Addressing a New Class of Reliability Threats in 3-D Network-on-Chips’, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. IEEE, 39(7), pp. 1358–1371.
- Taheri, E., Mohammadi, K. and Patooghy, A. (2019) ‘ON-OFF: A reactive routing algorithm for dynamic thermal management in 3D NoCs’, *IET Computers and Digital Techniques*. IET, 13(1), pp. 11–19.
- Taheri, E., Patooghy, A. and Mohammadi, K. (2016) ‘Cool elevator: A thermal-aware routing algorithm for partially connected 3D NoCs’, in *2016 6th International Conference on Computer and Knowledge Engineering, ICCKE 2016*. IEEE, pp. 111–116.
- Tang, M., Lin, J. and Palesi, M. (2018) ‘The suboptimal routing algorithm for 2D mesh network’, *IEEE Transactions on Computers*. IEEE, 67(5), pp. 704–716.
- Tang, M., Lin, X. and Palesi, M. (2017) ‘The repetitive turn model for adaptive routing’, *IEEE Transactions on Computers*, 66(1), pp. 138–146.
- Trik, M., Pour Mozaffari, S. and Bidgoli, A. M. (2021) ‘Providing an Adaptive Routing along with a Hybrid Selection Strategy to Increase Efficiency in NoC-Based Neuromorphic Systems’, *Computational Intelligence and Neuroscience*. Hindawi, 2021.
- Vahdatpanah, F., Elahi, M., Kashi, S., Taheri, E. and Patooghy, A. (2019) ‘3DEP: A Efficient Routing Algorithm to Evenly Distribute Traffic Over 3D Network-on-Chips’, in *Proceedings - 27th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, PDP 2019*. IEEE, pp. 237–241.

- Wang, J., Gu, H., Yang, Y. and Wang, K. (2013) ‘An energy- and buffer-aware fully adaptive routing algorithm for Network-on-Chip’, *Microelectronics Journal*. Elsevier, 44(2), pp. 137–144.
- Wang, L., Wang, X., Leung, H. F. and Mak, T. (2019) ‘A Non-Minimal Routing Algorithm for Aging Mitigation in 2D-Mesh NoCs’, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. IEEE, 38(7), pp. 1373–1377.
- Wang, L., Wang, X. and Mak, T. (2016) ‘Adaptive Routing Algorithms for Lifetime Reliability Optimization in Network-on-Chip’, *IEEE Transactions on Computers*. IEEE, 65(9), pp. 2896–2902.
- Wang, Z., Wang, X., Xu, J., Li, H., Maeda, R. K. V., Wang, Zhehui, Yang, P., Duong, L. H. K. and Wang, Zhifei (2016) ‘An Adaptive Process-Variation-Aware Technique for Power-Gating-Induced Power/Ground Noise Mitigation in MPSoC’, *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*. IEEE, 24(12), pp. 3373–3386.
- Wasif, S. A., Hesham, S., Goehringer, D., Hofmann, K. and Abd El Ghany, M. A. (2021) ‘Double-Layer Energy Efficient Synchronous-Asynchronous Circuit-Switched NoC’, *Electronics*. MDPI, 10(15), p. 1821.
- Wu, C. W., Lee, K. J. and Su, A. P. (2018) ‘A Hybrid Multicast Routing Approach with Enhanced Methods for Mesh-Based Networks-on-Chip’, *IEEE Transactions on Computers*. IEEE, 67(9), pp. 1231–1245.
- Yan, G., Wu, N., Ge, F., Xiao, H. and Zhou, F. (2017) ‘Collaborative fuzzy-based partially-throttling dynamic thermal management scheme for three-dimensional networks-on-chip’, *IET Computers and Digital Techniques*. IET, 11(1), pp. 24–32.
- Ye, Y., Zhang, W. and Liu, W. (2020) ‘Thermal-Aware Design and Simulation Approach for Optical NoCs’, *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. IEEE, 39(10), pp. 2384–2395.
- Zhang, Y., Hong, X., Chen, Z., Peng, Z. and Jiang, J. (2021) ‘A Deterministic-Path Routing Algorithm for Tolerating Many Faults on Very-Large-Scale Network-on-Chip’, *ACM Transactions on Design Automation of Electronic Systems*. ACM, 26(1), pp. 1337–1342.

- Zhao, Y., Wang, X., Jiang, Y., Wang, L., Singh, A. K., Huang, L. and Yang, M. (2021) ‘An enhanced planned obsolescence attack by aging networks-on-chip’, *Journal of Systems Architecture*. Elsevier, 117, p. 102093.
- Zheng, J., Wu, N., Zhou, L., Ye, Y. and Sun, K. (2016) ‘DFSB-based thermal management scheme for 3-D NoC-bus architectures’, *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*. IEEE, 24(3), pp. 920–931.
- Zou, Q., Kursun, E. and Xie, Y. (2017) ‘Thermomechanical Stress-Aware Management for 3-D IC Designs’, *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*. IEEE, 25(9), pp. 2678–2682.
- Zou, T., Zhang, C., Peng, X. and Peng, Y. (2019) ‘An inter-layer-distance based routing algorithm for 3D network-on-chip’, in *Communications in Computer and Information Science*. Springer, pp. 26–37.
- Zulkefli, F. W., Ehkan, P., Warip, M. N. M., Phing, N. Y. and Zakaria, F. F. (2018) ‘A comparative review of adaptive routing approach for network-on-chip router architecture’, in *Lecture Notes on Data Engineering and Communications Technologies*. Springer, pp. 247–254.

LIST OF PUBLICATIONS

Following are the published papers based on the results obtained from the work done in this thesis.

1. Kaleem, M. and Isnin, I. F. Bin (2021) 'A Survey on Network on Chip Routing Algorithms Criteria', in *Advances in Intelligent Systems and Computing*, pp. 455–466.
2. Kaleem, M. and Isnin, I. F. Bin (2021) 'Thermal-aware Dynamic Weighted Adaptive Routing Algorithm for 3D Network-on-Chip', *International Journal of Advanced Computer Science and Applications*, 12(11), pp. 342–348.
3. Kaleem, M. and Isnin, I. F. Bin (2022) 'Thermal-aware directional and adaptive routing algorithm for 3D network-on-chip', *Indonesian Journal of Electrical Engineering and Computer Science*, 27(2), pp. 1051–1061.
4. Kaleem, M. and Isnin, I. F. Bin (2022) 'Interval Based Transaction Record Keeping Mechanism for Adaptive 3D Network-on-Chip Routing', *International Journal of Intelligent Engineering and Systems*, 15(4), pp. 509-519.