

DAMAGE MECHANICS-BASED MODEL FOR RELIABILITY ASSESSMENT
OF THROUGH-SILICON VIA INTERCONNECTS

MOHAMMAD AMIRUL AFFIZ BIN AFRIPIN

UNIVERSITI TEKNOLOGI MALAYSIA

DAMAGE MECHANICS-BASED MODEL FOR RELIABILITY ASSESSMENT
OF THROUGH-SILICON VIA INTERCONNECTS

MOHAMMAD AMIRUL AFFIZ BIN AFRIPIN

A thesis submitted in fulfilment of the
requirements for the award of the degree of
Doctor of Philosophy (Mechanical Engineering)

School of Mechanical Engineering
Faculty of Engineering
Universiti Teknologi Malaysia

JANUARY 2020

ACKNOWLEDGMENT

First and foremost, I would like to extend my thanks to Prof. Dr. Mohd Nasir Tamin and Dr. Nor Akmal Fadil for their technical guidance and support, without which this work would not have been possible.

Grateful acknowledgement is also made for financial support by the Ministry of Higher Education (MOHE) Malaysia. This project is funded by the Collaborative Research in Engineering, Science and Technology (CREST), Malaysia under Project No. P18C1-13 (UTM Grant No. 4B118).

Apart from this, I am thankful to the Computational Solid Mechanics Laboratory (CSMLab) members who have shared valuable information, knowledge and thought with me generously. It helps me to solve a lot of problems and difficulties. Their constructive ideas and opinions are also making this research a success indirectly.

Last but not least, I wish to express my gratitude to my parents, wife, son and beloved family members and friends for their continuous moral supports and encouragements throughout these years.

ABSTRACT

Through-silicon via (TSV) is one of the emerging technology enablers for the 3D Interconnects. TSV configuration consists of conductive materials, such as copper or tungsten, dielectric liner, which is silicon dioxide and silicon as the semi-conductive material. The difference in thermal expansion rates between those integrated materials will cause accumulation of plastic strain at the interface of Cu/SiO_2 during the operation. The research aims to develop a damage mechanic-based model for reliability assessment of through-silicon via interconnects. During thermal excursions, extensive plastic strain is likely to form between materials with different coefficients of thermal expansion. It leads to the accumulation of voids and subsequently, fracture occurs in the critical section. In this development, the response of Cu coating with a thickness of 8 μm in a typical package with TSV interconnects is examined. Finite element (FE) analysis is employed along with experiments and published experimental data in establishing a thorough understanding of the mechanics and failure processes of copper interconnects. The accuracy of FE results of TSV model is greatly dependent on the behaviour prescribed for the Cu interconnects in the analysis. In this respect, the Johnson-Cook constitutive equation is employed with the material model constants extracted from a series of nanoindentation test data at different displacement rates. The temperature-dependent data are obtained from published nanoindentation test results at varying temperatures. The TSV Interconnects subjected to temperature cycles are examined. Material parameters for cyclic properties are established based on published data on copper coating cyclic test. Johnson-Cook Damage model was utilized to demonstrate the damage characteristic of metallic vias. The FE model is then used to perform the design sensitivity analysis of the TSV. It was found that the plastic strain-based damage model adequately predicts the damage and fracture processes of Cu -filled via under temperature changes. Based on the design sensitivity analysis, the minimum radial stress magnitude for TSV array with 15 and 20 μm pitch length is lower than the threshold keep-out-zone (KOZ) stress of $\sigma_{IT} = 69.6$ MPa. Thus, the staggered array of 5 μm -diameter TSVs with pitch lengths of 15 and 20 μm could accommodate transistor devices without adversely affecting its performance.

ABSTRAK

Laluan melalui-silikon (TSV) adalah salah satu pemboleh teknologi yang digunakan di dalam penyambungan Tiga Dimensi (3D). Konfigurasi TSV terdiri daripada bahan pengalir, seperti tembaga atau tungsten, lapisan dielektrik iaitu silikon dioksida dan silikon sebagai bahan semikonduktor. Perbezaan antara kadar pengembangan terma antara bahan bersepadu akan menyebabkan pengumpulan terikan tak anjal di bahagian antara muka tembaga/silicon dioksida sewaktu operasi. Tujuan penyelidikan ini adalah bagi membangunkan model berdasarkan mekanik kerosakan bagi penilaian kebolehpercayaan penyambungan laluan melalui-silikon (TSV). Semasa kehadiran terma, terikan tak anjal yang tinggi terbentuk di antara bahan yang berlainan yang setiap satunya mempunyai pekali pengembangan terma yang berbeza yang akan didahului dengan pengumpulan lompong dan kemudiannya, keretakan penuh berlaku pada kawasan setempat di bahagian kritikal. Di dalam pembangunan ini, tindak balas salutan tembaga dengan 8 μm tebal pada pakej tipikal TSV telah diperiksa. Analisis unsur terhingga (FE) digunakan bersama eksperimen dan data eksperimen yang telah diterbitkan bagi meningkatkan pemahaman yang menyeluruh dalam mekanik dan proses kegagalan penyambungan tembaga. Ketepatan keputusan FE bagi TSV sangat bergantung kepada perilaku konstitutif penyambungan tembaga yang digunakan di dalam analisis. Dalam hal ini, persamaan konstitutif tak anjal Johnson-Cook digunakan dengan pemalar model bahan yang tersari daripada data yang diambil hasil dari ujian bersiri lekukan nano pada kadar anjakan yang berbeza. Data bagi kebergantungan bahan terhadap suhu dicapai daripada data yang telah diterbitkan dalam ujian lekukan nano pada suhu yang berbeza. Penyambungan TSV tertakluk kepada kitaran suhu telah diperiksa. Parameter bagi sifat kitaran bahan diambil berdasarkan data daripada ujian kitaran ke atas salutan tembaga yang telah diterbitkan. Model kerosakan Johnson-Cook (JC) telah digunakan bagi menunjukkan ciri kerosakan pada laluan logam. Model FE kemudiannya digunakan untuk menganalisa kepekaan rekabentuk TSV. Daripada kajian ini, telah didapati bahawa model kerosakan berdasarkan terikan tak anjal boleh digunakan untuk meramal kerosakan dan proses keretakan pada isian-tembaga di bawah perubahan suhu. Berdasarkan analisis kepekaan rekabentuk, nilai tegasan radial 15 dan 20 micrometer jarak antara TSV lebih rendah daripada nilai tegasan zon simpan (KOZ) dengan nilai 69.6 MPa. Oleh itu, TSV dengan diameter 5 μm dan jarak antara TSV, 15 μm dan 20 μm boleh memuatkan peranti transistor di sekitarnya tanpa mempengaruhi prestasi TSV.

TABLE OF CONTENTS

	TITLE	PAGE
	DECLARATION	ii
	DEDICATION	iii
	ACKNOWLEDGMENT	iv
	ABSTRACT	v
	ABSTRAK	vi
	TABLE OF CONTENTS	vii
	LIST OF TABLES	x
	LIST OF FIGURES	xi
	LIST OF ABBREVIATIONS	xvi
	LIST OF SYMBOLS	xviii
CHAPTER 1	INTRODUCTION	1
	1.1 Research Background	1
	1.2 Statement of the Research Problem	6
	1.3 Objectives	7
	1.4 Scope of Study	7
	1.5 Significance of Study	8
	1.6 Thesis Layout	8
CHAPTER 2	LITERATURE REVIEW	11
	2.1 Electronic Packaging	11
	2.2 TSV in 3D IC Interconnect Technology	12
	2.3 Reliability Study of TSV	14
	2.4 Physical Aspects of TSV	15
	2.4.1 Design Parameters	21
	2.5 FE Simulation of the Thermo-mechanical Reliability of TSV	24
	2.5.1 Model Geometry, Loading & Boundary Conditions of TSV Model	27

2.5.2	FE Results of the TSV	34
2.6	Constitutive Model of Materials	36
2.6.1	Johnson-Cook Material Model	39
2.6.2	Armstrong-Frederick-Chaboche Cyclic Model	40
2.7	Nanoindentation	44
2.8	Continuum Damage Model	46
2.8.1	Damage Initiation Criterion	50
2.8.2	Damage Evolution Equation	51
2.9	Summary	53
CHAPTER 3	RESEARCH METHODOLOGY	55
3.1	Introduction	55
3.2	Research Framework	56
3.3	Experimental Procedures	57
3.3.1	Copper Coating Processes	57
3.3.2	Nanoindentation Test	61
3.4	Inverse Analysis Approach	63
3.5	Johnson-Cook Constitutive Model Parameters	70
3.6	Armstrong-Frederick-Chaboche Cyclic Model Parameter	74
3.7	Material Damage Model Parameters	79
3.8	Finite Element Simulations	80
3.8.1	FE Model for Nanoindentation Test	80
3.8.2	FE model for TSV Interconnects	83
CHAPTER 4	DEFORMATION PROCESSES DURING NANOINDENTATION TEST	91
4.1	Introduction	91
4.2	Characterization of Copper Coatings	91
4.3	Material Response to Nanoindentation Loading	96
4.3.1	Effect of Surface Morphology on Nanoindentation Load-Displacement Response	98
4.3.2	Effect of Probe Speed on Load-Displacement Response	102

4.3.3	Hardness and Elastic Modulus	105
CHAPTER 5	STRAIN RATE-DEPENDENT STRESS-STRAIN CURVES OF COPPER COATING	109
5.1	Introduction	109
5.2	FE Predicted of Nanoindentation Load-Displacement Response	110
5.2.1	Strain Rate-Dependent Behaviour of Copper Coating	112
5.2.2	Verification of the Predicted Stress-Strain Curves for Cu-Coating	116
CHAPTER 6	DEFORMATION AND DAMAGE OF TSV UNDER TEMPERATURE CYCLES	119
6.1	Introduction	119
6.2	Mechanics of Deformation of the TSV during Cooling Process	119
6.2.1	Longitudinal and Shear Stress Distribution	120
6.2.2	Distribution and Evolution of Damage Variable in the Cu-filled Via	121
6.3	Deformation and Damage of the TSV during Temperature Cycles	124
6.3.1	Evolution of von Mises Stress in the Cu-Filled Via	125
6.4	Parametric Sensitivity Analysis on the Keep-Out-Zone	129
CHAPTER 7	CONCLUSIONS AND RECOMMENDATIONS	133
7.1	Concluding Remarks	133
7.2	Recommendations	135
	REFERENCES	137
	LIST OF PUBLICATIONS	153

LIST OF TABLES

TABLE NO.	TITLE	PAGE
Table 1.1	3D TSV commercialization [4]	3
Table 2.1	Published TSV dimensions used in simulation for reliability assessment analysis	22
Table 2.2	Emerging global and intermediate TSV interconnect roadmap [83]	23
Table 2.3	Temperature profiles suggested by previous researchers	32
Table 2.4	Mechanical properties of copper films and bulk copper for varying deposition and measurement method [102]	37
Table 3.1	Composition of the electroless copper plating bath	58
Table 3.2	Process parameter setting for <i>Cu</i> -sputtering process	61
Table 3.3	Test matrix for varying depth of indentation with displacement rate of 80 nm/s	62
Table 3.4	Test matrix for varying indentation displacement rate with indentation depth of 400 nm	63
Table 3.5	Material parameters for non-linear kinematic hardening reproduced from [120]	76
Table 3.6	Material parameters for non-linear isotropic hardening [120]	78
Table 4.1	Chemical composition of the <i>SP1</i> and <i>SP2</i> sputtered and electroless plated copper layer	96

LIST OF FIGURES

FIGURE NO.	TITLE	PAGE
Figure 1.1	Advantages of TSV for 3DIC interconnect application [3]	2
Figure 1.2	Schematic view of a CSP structure for sensor application	4
Figure 1.3	TSV for 3D-LSI technology roadmap [6]	4
Figure 1.4	Schematic diagram of 3-D Integrated Circuit (IC) [4]	5
Figure 1.5	Occurrence of failure in TSV [7]	5
Figure 2.1	Electronic packaging hierarchy [17]	12
Figure 2.2	Cross section of the TSV [23]	13
Figure 2.3	Two main types of TSV array arrangements	16
Figure 2.4	Schematic diagram of TSV fabrication procedure	17
Figure 2.5	Coefficients of thermal expansion for <i>Si</i> , <i>SiO₂</i> , and <i>Cu</i> at various temperatures	19
Figure 2.6	The CTE mismatch phenomenon	20
Figure 2.7	Voids in copper layer near <i>SiO₂/Cu</i> interface [68]	20
Figure 2.8	Schematic diagram of TSV	21
Figure 2.9	Problem solving process by finite element method	26
Figure 2.10	Various geometries employed for modelling a single TSV unit cell. 2-D view of (a) Axisymmetric model, 3-D view of (b) Full unit cell, (c) 1/2 unit cell, (d) 1/4 unit cell and (e) 1/8 unit cell	28
Figure 2.11	Reliability temperature profile [96]	32
Figure 2.12	Boundary conditions applied on a 3D unit cell of staggered array TSV	33
Figure 2.13	Axisymmetric model with applied boundary conditions	34
Figure 2.14	Variations of mechanical properties against the thickness of copper coating	38
Figure 2.15	Schematic evolution of yield surface for combined hardening model in a) Stress space and b) Stress-strain curve [124]	43

Figure 2.16	Stress-strain curves for different thickness of copper specimens [125]	44
Figure 2.17	Typical load-displacement (depth) plot of a nanoindentation test	46
Figure 2.18	Analysis domains for solid mechanics [130]	47
Figure 2.19	Mechanical representation of damage based on [137]	48
Figure 2.20	Deformation and damage concept for mechanical equivalence of damage at mesoscale	50
Figure 2.21	Damage evolution paths based on [144]	52
Figure 3.1	Process flowchart of the research	56
Figure 3.2	Schematic diagram illustrating the process of electroless plating	58
Figure 3.3	Thickness of electroless copper coating on SiO_2 -coated Si substrate for a) Without etching process, b) Etching for 1 minute and c) Etching for 5 minutes [146]	59
Figure 3.4	Thickness of electroless copper coating on SiO_2 -coated Si substrate with varying etching time reproduced from [146]	60
Figure 3.5	Inverse analysis approach used to establish the stress-plastic strain curve of a thin copper layer	64
Figure 3.6	Input stress-plastic strain for the first iteration	65
Figure 3.7	Load-displacement graph for first iteration	66
Figure 3.8	Stress-plastic strain curves for second iteration	66
Figure 3.9	Comparison of FE-calculated and experimental load-displacement curve	67
Figure 3.10	Flowchart for the inverse analysis approach to establish strain rate-dependent stress-strain curves of the thin copper layer	69
Figure 3.11	Straight line fit to determine parameter n and B	71
Figure 3.12	Extraction of parameter C from the plot of σ/A vs $\ln \epsilon^*$	72
Figure 3.13	Extraction of parameter m from the Plot of σ/A vs T^*	73
Figure 3.14	Stress-strain curves of the copper layer at different temperatures based on equation 2.6	74
Figure 3.15	Half-cycle of stress-strain response [144]	75

Figure 3.16	Stress-strain curves of the copper layer for kinematic hardening case at different temperatures based on equation 2.6 (circle markers) and 2.14 (lines).	77
Figure 3.17	Stabilized stress against accumulated plastic strain for various temperature	78
Figure 3.18	Equivalent plastic strain at damage initiation with increasing stress triaxiality for variation of strain and temperature effect	80
Figure 3.19	FE model geometry of the nanoindentation test setup	82
Figure 3.20	The converged element mesh used in the FE analysis	82
Figure 3.21	Comparative contour of equivalent plastic strain (PEEQ) for decreasing size of elements in the control volume at the Berkovich indenter tip	83
Figure 3.22	Axisymmetric model of TSV	84
Figure 3.23	Geometry model of a unit cell TSV	85
Figure 3.24	Boundary conditions on mathematical model of TSV interconnect	85
Figure 3.25	Geometrical model and dimension of TSV Interconnect with copper pad (left) and without copper pad (right)	86
Figure 3.26	Geometrical model of an assembly with 2 TSVs	87
Figure 3.27	Cyclic thermal loading on a 3D unit cell TSV, profile in the dotted line box shows JEDEC reliability temperature profile	88
Figure 3.28	Mesh convergence for TSV with copper pad	89
Figure 3.29	Mesh convergence for TSV without copper pad	89
Figure 4.1	Surface morphology of (a) Electroless copper, (b) <i>SP1</i> and (c) <i>SP2</i> sputtered copper	93
Figure 4.2	EDX elemental spectrum for (a) Electroless plated, (b) <i>SP1</i> and (c) <i>SP2</i> sputtered copper layer	95
Figure 4.3	Nanoindentation load-displacement curves for various coating processes of copper layer (80 nm/s, 320 nm)	97
Figure 4.4	Surface morphology of electroless copper layer with Berkovich indent (h = 320 nm, 80 nm/s)	99
Figure 4.5	Surface morphology of <i>SP1</i> with Berkovich indent (h = 320 nm, 80 nm/s)	99
Figure 4.6	Surface morphology of the <i>SP2</i> with Berkovich indent (h = 320 nm, 80 nm/s)	100

Figure 4.7	Indentation marks on the <i>SP2</i> for three readings ($h = 320$ nm, 80 nm/s)	100
Figure 4.8	Surface morphology of the <i>SP2</i> copper layers with Berkovich indenter from (a) Plane view and (b) Side view ($h = 320$ nm, $v=80$ nm/s)	101
Figure 4.9	Nanoindentation load-displacement curves of <i>SP2</i> for three readings ($h = 320$ nm, $v=80$ nm/s)	102
Figure 4.10	Nanoindentation load-displacement curves for the various displacement rates on electroless plated copper	103
Figure 4.11	Nanoindentation load-displacement curves for various displacement rates on the <i>SP1</i>	104
Figure 4.12	Nanoindentation load-displacement curves for various displacement rates on the <i>SP2</i>	104
Figure 4.13	Variation of elastic modulus at different nanoindentation depths. (Probe speed is 80 nm/s)	105
Figure 4.14	Variation of hardness number at different nanoindentation depths. (Probe speed is 80 nm/s)	106
Figure 4.15	Variation of elastic modulus with displacement rates for sputtered and electroless plated copper ($h = 320$ nm)	107
Figure 4.16	Variation of hardness value with displacement rates for sputtered and electroless plated copper ($h = 320$ nm)	108
Figure 5.1	(a) Nanoindentation load-displacement curves for the iterative cases and the measured curve, (b) Equivalent plastic strain field for the converged case	111
Figure 5.2	Von Mises stress field for the converged case	112
Figure 5.3	Equivalent plastic strain field for the converged case	113
Figure 5.4	Characteristic evolution of plastic strain at selected material points	113
Figure 5.5	Strain rate-dependent stress-strain curve of the sputtered copper layer	114
Figure 5.6	Variation of initial yield stress on strain rates	114
Figure 5.7	Comparison between experimental and FE simulated with varied strain rate properties input	115
Figure 5.8	The evolving stress-strain curve for point 2 (solid line) and input (dash line) strain rate-dependent stress-strain curve of the sputtered copper layer	116

Figure 5.9	Comparison of the stress-plastic strain for various different thickness with the converged curve	117
Figure 5.10	Relation between yield stress and copper coating thickness	117
Figure 6.1	(a) Longitudinal (σ_{zz}) and (b) Shear (τ_{rz}) Stress fields in the TSV interconnect model at 25 °C, following cooling at 15 °Cmin ⁻¹	121
Figure 6.2	Distribution of the damage initiation variable in the <i>Cu</i> -Filled via at the end of the heating temperature ramp	122
Figure 6.3	Distribution of the equivalent plastic strain in the <i>Cu</i> -filled via at the end of the heating temperature ramp	123
Figure 6.4	Evolution of stress and damage at the critical material point in the <i>Cu</i> -filled via during cooling (150 to 25 °C, 15 °C.min ⁻¹)	124
Figure 6.5	Location of critical material point in <i>Cu</i> -filled via marked by point A'	125
Figure 6.6	Evolution of von Mises stress, equivalent plastic strain and damage variables (initiation and evolution) during the simulated temperature cycles	126
Figure 6.7	von Mises stress contour distribution	128
Figure 6.8	The keep-out-zone (KOZ) as determined based on the variation of the radial stress with varying cooling rates	130
Figure 6.9	The keep-out-zone (KOZ) as determined based on the variation of the radial stress (a) Pitch length effect and (b) Distribution of radial stress	131
Figure 6.10	The keep-out-zone (KOZ) as determined based on the variation of the radial stress comparison between a unit cell and paired cells TSV	132

LIST OF ABBREVIATIONS

2D	-	Two-Dimensional
3D	-	Three-Dimensional
3DIC	-	Three-Dimensional Integrated Circuit
3D-LSI	-	Three-Dimensional Large Scale Integration
AFC	-	Armstrong-Frederick-Chaboche
ASTM	-	American Society for Testing and Materials
BGA	-	Ball Grid Array
CDM	-	Continuum Damage Model
CFDM	-	Central Finite Difference Method
CMOS	-	Complementary Metal Oxide Semiconductor
CS	-	Cowper-Symonds
CTE	-	Coefficient of Thermal Expansion
DC	-	Direct Current
DOE	-	Design of Experiment
DRAM	-	Dynamic Random Access Memory
EDX	-	Energy-Dispersive X-ray
EM	-	Electromagnetic
FE	-	Finite Element
FEM	-	Finite Element Method
HIR	-	High Impact Research
IC	-	Integrated Circuit
ITRS	-	International Technology Roadmap for Semiconductors
JC	-	Johnson-Cook
JEDEC	-	Joint Electron Device Engineering Council
KOZ	-	Keep-Out-Zone
LEFM	-	Linear Elastic Fracture Mechanics
PEEQ	-	Equivalent Plastic Strain
RF	-	Radio Frequency
RSM	-	Reference Surface Method
SEM	-	Scanning Electron Microscopy

SPICE	-	Simulation Program with Integrated Circuit Emphasis
SPM	-	Scanning Probe Microscopy
TSV	-	Through-Silicon Via
VCCT	-	Virtual Crack Closure Technique
VIA	-	Vertical Interconnect Access
ZA	-	Zerili-Armstrong

LIST OF SYMBOLS

A	-	Johnson-Cook yield stress at reference condition
A_p	-	Projected contact area
B	-	Johnson-Cook strain hardening coefficient
b	-	Speed of stabilization
C	-	Johnson-Cook dimensionless strain rate hardening
C_A	-	Armstrong-Frederick-Chaboche hardening modulus
C_{Ai}	-	Armstrong-Frederick-Chaboche initial hardening modulus
D	-	Damage variable
\dot{D}	-	Damage rate
E	-	Young's modulus
E_c	-	Young's modulus of coating
E_D	-	Damaged state after loading
E_i	-	Young's modulus of indenter
E_o	-	Young's Modulus of the material in the initial undamaged state
E_r	-	Reduced modulus
F	-	Plastic potential of associated flow rule
G_f	-	Fracture energy
H	-	Hardness value
h_c	-	Contact depth
h_{max}	-	Maximum height
L	-	Characteristic length of the element
m	-	Johnson-Cook temperature sensitivity
n	-	Johnson-Cook power exponent of strain rate hardening
P_{max}	-	Maximum load
Q_∞	-	Saturation value of the yield surface
R	-	Drag stress (expansion size of yield surface)
R_i	-	Range of strain rates during nanoindentation test
S	-	Slope at the peak load

T^*	-	Johnson-Cook homologous temperature
T_{melt}	-	Melting temperature
$T_{reference}$	-	Reference temperature
\bar{u}^{pl}	-	Equivalent plastic displacement
\bar{u}_f^{pl}	-	Equivalent plastic displacement at failure (damage evolution)
ν_c	-	Poisson's ratio of coating
ν_i	-	Poisson's ratio of indenter
ν	-	Poisson's ratio
W	-	Work done by nanoindentation test
α	-	Coefficient of Thermal Expansion
α'	-	Initial value of backstress
$[\alpha']$	-	Deviatoric back stress tensor
$[\alpha]$	-	Backstress tensor
β	-	Constant for Berkovich indenter
γ	-	Rate of displacement for hardening modulus
ΔA	-	Apparent area (undamaged surface)
ΔA_{void}	-	Area with micro-voids
$\Delta \tilde{A}$	-	Changes of the effective area
ΔF	-	External loading force
Δt	-	Temperature different
ε	-	Strain
$\dot{\varepsilon}^*$	-	Johnson-Cook dimensionless strain rate
$\dot{\varepsilon}_0$	-	Johnson-Cook normalize reference strain rate
$\varepsilon_{pl,a}$	-	Plastic strain amplitude
$\varepsilon_e^{pl,0}$	-	Initial value of equivalent plastic strain
$\bar{\varepsilon}_f^{pl}$	-	Equivalent plastic strain at fracture
$\bar{\varepsilon}_D^{pl}$	-	Effective plastic strain at the damage initiation
$\bar{\varepsilon}^{pl}$	-	Equivalent plastic strain during the damage evolution stage
$[\varepsilon_{pl}]$	-	Plastic strain tensor
η	-	Stress triaxiality
σ_0	-	Initial yield stress

σ_a	-	Stress amplitude
$\tilde{\sigma}$	-	Effective stress
σ_m	-	Mean stress
$\bar{\sigma}$	-	Equivalent stress
σ_Y	-	Yield stress
σ_{Y_c}	-	Value of yield stress when damage criterion is met
φ	-	Direction of the flow
ω_D	-	Internal state variable

CHAPTER 1

INTRODUCTION

1.1 Research Background

Through-silicon via (TSV) is the current emerging 3D interconnect enabler that uses the vertical connection of conductive material that passes through a silicon wafer in order to complete the electrical circuit for stacking devices in three dimensions (3D) system [1, 2]. This technology was first adapted for complementary metal-oxide-semiconductor (CMOS) image sensor. TSVs were fabricated on the back of the image sensor wafer to form interconnects and eliminate wire bonds. The advantages of applying this type of interconnection application to 3D stacked chip are it can improve electrical performance with very small serial inductance of less than 30 picohenry (pH) as well as achieving higher space efficiency comparable to wire bond technology [3, 4]. These can be seen from Figure 1.1 where the short length of TSV and no spacer required. Its lead to the small electric delay from the package substrate to the top chip. In addition, the chips can be mounted very near between power and the ground vias without additional traces on package substrate resulting in smaller package size. This new emerging practice of interconnection will give a new dimension to the micro and nano-electronic field in terms of applications and in pursuing minute device in the global market.




Figure 1.1 Advantages of TSV for 3DIC interconnect application [3]

The technology had moved into the commercialization phase at which the economic realities will determine which interconnect technology will be adopted. TSV is one of the solutions seek by most of the microelectronic industries for their higher integration. Almost 50 organizations identified working in this area of study [5]. Table 1.1 shows the company that used 3D TSV in the microelectronic packaging market. The earliest commercialization date was in 2011 which pioneered by Nanya Technology based in Taiwan.

Table 1.1 3D TSV commercialization [4]

Company	3D with TSV (Commercialization Year)
TSMC	2012-2013
UMC	2 nd Half of 2011
Global Foundries	2013
Samsung	2012
Elpida	2 nd Half of 2011
Micron	2012
Nanya	2011-2012
STATSChipPAC	2013
SPIL	2012
Qualcomm	2013
Nokia	2012-2013
Dell	2012

The size of the TSV is usually depicted using pitch distance. Pitch distance is measured between the centres of vias to its neighbouring vias. It is found that the trend of pitch distance is reduced throughout the years and the technology roadmap is shown in Figure 1.3. Two technologies are illustrated in this figure, which is current three-dimensional large-scale integration (3D-LSI) and advanced 3D-LSIs where represented by upper line and the lower line respectively. LSI defines the technology used to build microchips or integrated circuits (IC) in a very small form factor. LSI consists of thousands of transistors that are closely embedded and integrated with a very small microchip. Current 3D-LSI is the technology which the TSVs are formed under the peripheral bond pads while for advanced 3D-LSI, the circuit blocks in stacked chips need to connect directly with fine pitch TSVs and microbumps. Figure 1.2 shows the schematic view of chip size package (CSP) structure for sensor application with current 3D-LSI technology. The pitch distance for current 3D-LSI is **in the range of 10 to 50 μm since it is designed based on bond pad pitch without any size modification on the original LSI chip layout.** The size range for advanced 3D-LSIs pitch distance is less than 5 μm **due to the direct connection between circuit block with fine pitch TSVs and microbumps.**




Figure 1.2 Schematic view of a CSP structure for sensor application




Figure 1.3 TSV for 3D-LSI technology roadmap [6]

Various different materials are involved in the production of TSV namely conductive/filler material, for example, copper (*Cu*) or tungsten (*W*), an insulator to form a barrier layer to avoid diffusion of metal into *Si*-substrate, for instance, silicon dioxide, and silicon wafer. These materials are embedded together to form the TSV which gives a pathway for electrical current to pass through a number of silicon dies layers. Figure 1.4 shows the schematic diagram for the full model interconnection, including ball grid array (BGA) and TSV. The huge challenge faced by the

researcher which relates to the failure of TSV due to the thermal strain on the filler metals adjacent to the interface. Temperature excursions during cyclic temperature loading of reliability test as well as the operating environment will induce strains (consequent stress as a product) at critical point caused by mismatches of the coefficient of thermal expansion (CTE) between two distinct adjacent materials.




Figure 1.4 Schematic diagram of 3-D Integrated Circuit (IC) [4]




Figure 1.5 Occurrence of failure in TSV [7]

The voids formed in TSV material due to the accumulated strains has been reported in the previously published journal [7] as shown in Figure 1.5. Once there are voids inside TSV material, the effective electric current flow will be affected and hence reduce the reliability of the device. The list of critical issues facing TSV have been discussed by Lau et al. [1] One of the points is the usage of copper fillings helps in reducing thermal problems but increases the thermal coefficient of expansion. This will result in TSV wafer warpage problem owing to the CTE mismatch between silicon and copper.

Thus, a validated framework for reliability assessment of TSVs interconnects is required. The model that can predict the failure occurred on the TSV is expected at the end of this research. The material properties of coating filler are extracted using nanoindentation test and used as an input in the verified model.

This study discusses a framework for the TSV reliability finite element (FE) model, including constitutive and damage response of TSV material. Most of the researchers have yet to acknowledge the continuum damage mechanics approach in the model, although the interface failure model describes in their study [8, 9]. Numerous researchers have highlighted the conventional way of simulating the case up to the elastic-plastic case only rather than move into damage model [10-12]. In comparisons to those previous works, several improvements have been made. These include the establishment of a methodology for determining the constitutive response of coating material using nanoindentation test, development of through-silicon via reliability model utilizing the material model established in the current study and employing a continuum damage model (CDM) for simulating the failure of TSV structure.

1.2 Statement of the Research Problem

A decent design of electronic packaging and material selection can ensure the circuit works properly and hence increasing the reliability of the products. One of the microelectronic company, namely Micron has accept that thermo-mechanical stresses need to be determined in terms of TSV diameter, aspect ratio, and pitch distance [13]. Thus, in this case, an approach to determine the stress level in the electronic component are needed. To date, the modelling approach for the reliability of microelectronic components had been studied especially for a solder joint. The model of solder joint reliability had been vastly studying from linear elastic, plastic until damage. To the author knowledge, existing studies on FE analysis of through-silicon via under thermal-mechanical modelling are limited to plasticity without considering the damage behaviour of the material [7, 14, 15]. Thus, in this study, author would extend the modelling of TSV reliability model by implement a

damage-based approach into the model. In addition to these primary data, the systematic studies on the constitutive response of coatings materials are still needed for better understanding of the characteristics behaviour of coating material in the TSV.

1.3 Objectives

The aim of the research is to develop a damage mechanic-based approach for reliability assessment of TSV interconnects. Specific objectives are:

1. To establish a combined experimental-computational procedure for the determination of mechanical properties of *Cu*-coating.
2. To develop and examine the FE model of TSV for use in reliability prediction.
3. To generate information/ data on the sensitivity of TSV design parameters to local stress distribution in the TSV utilizing the FE model.

1.4 Scope of Study

The present study focuses on development of the FE model of TSV for use in reliability prediction, and is limited to the following scope of work:

1. Copper coated on silicon dioxide/silicon substrate as the demonstrator material. There are two types of deposition process employed which are physical vapor deposition (PVD) and electroless plated method.
2. Metallurgical study including microstructure and chemical composition analysis of the materials. Scanning electron microscopy and optical micrograph are used to analyse the microstructure and measure the thickness, respectively.
3. Perform nanoindentation tests to extract mechanical properties of the copper coating. Different indentation depth ranging from 80 to 320 nm with varying

displacement rates of 80 nm/s to 320 nm/s are employed. Load-displacement response is recorded.

4. The stress-strain equations of the copper coating is represented by the Johnson-Cook model. Johnson-Cook damage model is employed as the criterion for damage initiation of the coating. The cyclic behaviour of the copper layer is modelled using the Armstrong-Frederick-Chaboche material model.
5. FE simulations are performed using the commercial SIMULIA Abaqus ver. 6.12 software. The simulation covers :
 - a) Nanoindentation test for the inverse analysis approach.
 - b) Sensitivity analysis on TSV and parametric study.

1.5 Significance of Study

Through-silicon via as a 3D interconnect enabler is currently in production. The reliability issue arising from difference thermal loading exposes to the materials always facing by the manufacturers. Therefore, a prediction model through a damage mechanic-based is offered by this thesis. The model effective to use in generating reliability data to develop optimum features of TSV. This is significant for all industrial sectors more importantly in the electronic packaging field. The establishment of reliable predictive models will offer an alternate design and analysis tool for low cost and reduced number of experimental testing.

1.6 Thesis Layout

This thesis consists of seven chapters. It starts with Chapter 1 which discuss in the **background of the research and it's** complimentary. The issues of reliability for Through-silicon Via and the progress of 3D interconnect technology development in the microelectronic global industry are briefly described. In addition, the objectives, scopes of works and significance of the research are also defined.

Next, Chapter 2 gives a critical review of the current world emerging trends of 3D Interconnect Technology, mechanics of coating material deformation, nanoindentation test, finite element method, temperature- and strain rate-dependent models, continuum damage mechanics, and FE simulation of TSV and summary of the literature review. In fact, this chapter is focused on previous works by other researchers detailing on aforementioned items.

In Chapter 3, the research methodology is present. The method of determining the details of the research material model, experimental setup and FE simulation models are clarified. The input required for FE simulation is discussed. Constitutive response using Johnson-Cook model is employed in monotonic temperature ramp case. Then, for cyclic model, Armstrong-Frederick-Chaboche (AFC) model integrated with the damage model to capture the cyclic behaviour and accumulation of plastic strain inducing damage to the Copper coating in TSV reliability simulation.

The results and discussion are presented in 3 chapters which are chapter 4, 5 and 6.

In Chapter 4, the assessment of deformation processes in nanoindentation test in the form of the typical load-unload graph are presented and discussed. Effects of process and structure on material properties are observed. The elastic modulus and hardness are characterized based on load-depth response through the nanoindentation test.

In Chapter 5, the application of FE simulation to assess the mechanics of deformation in nanoindentation testing is addressed. A computational inverse analysis approach which used to determine inelastic properties of coating materials is introduced. Constitutive curve required for the simulation is obtained through inverse analysis approach.

In Chapter 6, the application of FE to assess the damage mechanics is addressed. By using 3D TSV model, the damage mechanics are examined by

incorporating the JC temperature- and strain-rate dependent criteria for monotonic case, while for cyclic case using Armstrong-Frederick-Chaboche model combines with damage model. The calculated localized stress and strain are characterized. Using the verified FE model, sensitivity parametric analysis has been executed.

In Chapter 7, the main conclusions of the research are present. Finally, future works for refining the research are recommended.

REFERENCES

1. Lau JH. Overview and outlook of through-silicon via (TSV) and 3D integrations. *Microelectronics International*. 2011;28(2):8-22.
2. Ko CT, Chen KN. Reliability of key technologies in 3D integration. *Microelectronics Reliability*. 2013;53(1):7-16.
3. Pak JS, Kim J, Lee J, Lee H, Park K, Kim J. Sharing power distribution networks for enhanced power integrity by using through-silicon-Via. 2008 Electrical Design of Advanced Packaging and Systems Symposium. 2008.
4. Nauman K, Soha H. *Designing TSVs for 3D Integrated Circuits*: Springer; 2013.
5. Garrou PE, Vardaman EJ, Franzon P. Through silicon via technology, the ultimate market for 3D interconnect. *TechSearch Int*. 2008:50-1.
6. Motoyoshi M. Through-silicon via (TSV). *Proceedings of the IEEE*. 2009;97(1):43-8.
7. Jung M, Mitra J, Pan DZ, Lim SK. TSV Stress-aware full-chip mechanical reliability analysis and optimization for 3D IC. *Commun ACM*. 2014;57(1):107-15.
8. Suk-Kyu R, Tengfei J, Im J, Ho PS, Rui H. Thermomechanical failure analysis of through-silicon via interface using a shear-lag model with cohesive zone. *Device and Materials Reliability, IEEE Transactions on*. 2014;14(1):318-26.
9. Liu X, Chen Q, Sundaram V, Tummala RR, Sitaraman SK. Failure analysis of through-silicon vias in free-standing wafer under thermal-shock test. *Microelectronics Reliability*. 2013;53(1):70-8.
10. Cheryl SS. Nonlinear thermal stress strain analyses of copper filled TSV (Through Silicon Via). 2008.
11. Yuen SC, Hong YL, Xiaowu Z. Thermo-mechanical design rules for the fabrication of TSV interposers. *Components, Packaging and Manufacturing Technology, IEEE Transactions on*. 2013;3(4):633-40.

12. Tsai MY, Huang PS, Huang CY, Jao H, Huang B, Wu B. Investigation on Cu TSV-induced KOZ in silicon chips: Simulations and experiments. *Electron Devices, IEEE Transactions on*. 2013;60(7):2331-7.
13. Vardaman J, editor. Applications for TSV and issues for adoption. *Advanced Metallization Conference (Sematech)*; San Diego, CA.
14. Mitra J, Moongon J, Suk-Kyu R, Huang R, Sung-Kyu L, Pan DZ, editors. A fast simulation framework for full-chip thermo-mechanical stress and reliability analysis of through-silicon-via based 3D ICs. *Electronic Components and Technology Conference (ECTC), 2011 IEEE 61st*; 2011 May 31 2011-June 3 2011.
15. Ranganathan N, Prasad K, Balasubramanian N, Pey KL. A study of thermo-mechanical stress and its impact on through-silicon vias. *Journal of Micromechanics and Microengineering*. 2008;18(7).
16. Rymaszewski EJ, Tummala RR, Watari T. Microelectronics packaging-an overview. In: *Microelectronics Packaging Handbook: Technology Drivers Part I*. Boston, MA: Springer US; 1997. p. 3-128.
17. Seraphim DP, Li CY. *Principles of electronic packaging*: McGraw-Hill College; 1989.
18. Takahashi K, Sekiguchi M, editors. Through-silicon via and 3-D wafer/chip stacking technology. *2006 Symposium on VLSI Circuits, 2006 Digest of Technical Papers*; 2006 15-17 June 2006.
19. Shen LC, Chien CW, Cheng HC, Lin CT. Development of three-dimensional chip stacking technology using a clamped through-silicon via interconnection. *Microelectronics Reliability*. 2010;50(4):489-97.
20. Khan N, Rao VS, Lim S, We HS, Lee V, Zhang X, et al. Development of 3-D silicon module with TSV for system in packaging. *IEEE Transactions on Components and Packaging Technologies*. 2010;33(1):3-9.
21. Knickerbocker JU, Andry P, Dang B, Horton R, Patel C, Polastre R, et al., editors. 3D silicon integration. *Electronic Components and Technology Conference, 2008 ECTC 2008 58th*; 2008: IEEE.
22. Kondo K, Suzuki U, Saito T, Okamoto N, Marunaka M, editors. High-aspect ratio copper-via filling for three dimensional chip stacking. *2009 59th Electronic Components and Technology Conference*; 2009 26-29 May 2009.

23. <https://www.tescan.com/en-us/applications/semiconductors/through-silicon-vias>.
24. Semiconductor ITRS. International Technology Roadmap for Semiconductor. 2013.
25. Ahmad M. Validated methodology for short-design-cycle chip, package and system interaction. IEEE. 2012:990-6.
26. Jung M, Mitra J, Pan DZ, Lim SK. TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC. Communication ACM. 2014;57(1):107-15.
27. Pan DZ, Lim SK, Athikulwongse K, Jung M, Mitra J, Pak JS, et al., editors. Design for manufacturability and reliability for TSV-based 3D ICs 2012; Sydney: Asia and South Pacific Design Automation Conference (ASP-DAC).
28. Singulani AP, Ceric H, Selberherr S, editors. Thermo-mechanical simulations of an open tungsten TSV 2012; Singapore: IEEE Electronics Packaging Technology Conference (EPTC).
29. Lu KH, Ryu SK, Im J, Huang R, Ho PS, editors. Thermomechanical reliability of through-silicon vias in 3D interconnects. Reliability Physics Symposium (IRPS), 2011 IEEE International; 2011; Monterey, CA: IEEE Reliability Physics Symposium (IRPS).
30. Yang J, Athikulwongse K, Lee Y, Lim S, Pan D, editors. TSV stress aware timing analysis with applications to 3D-IC layout optimization. Proceedings of the 47th Design Automation Conference; 2010; Anaheim, CA: ACM Design Automation Conference.
31. Xu Z, Lu JQ. Through-silicon via fabrication technologies, passives extraction, and electrical modeling for 3-D integration/package. IEEE Transaction Semiconductor Manufacturing 2013;26(1):23-34.
32. Miller DC, Boyce BL, Dugger MT, Buchheit TE, Gall K. Characteristics of a commercially available silicon-on-insulator MEMS material. Sensors and Actuators A: Physical. 2007;138(1):30–144.
33. Ladani LJ. Numerical analysis of thermo-mechanical reliability of through silicon vias (TSVs) and solder interconnects in 3-dimensional integrated circuits. Microelectronic Engineering 2010;87:208–15.
34. Ryu SK, Lu KH, Zhang X, Im JH, Ho PS, Huang R. Impact of near-surface thermal stresses on interfacial reliability of through-silicon vias for 3-D

- interconnects. IEEE Transaction on Device and Material Reliability. 2011;11(1):35-43.
35. Ding Y, Yan Y, Chen Q, Wang S, Su R, Dang H. Analytical solution on interfacial reliability of 3-D through-silicon-via (TSV) containing dielectric liner. Microelectronic Reliability. 2014.
 36. Lu KH, Zhang X, Ryu SK, Im J, Huang R, Ho PS, editors. Thermo-mechanical reliability of 3-D ICs containing through silicon vias. Electronic Components and Technology Conference, 2009 ECTC 2009 59th; 2009; San Diego, CA: IEEE.
 37. Pan DZ, Lim SK, Athikulwongse K, Jung M, Mitra J, Pak JS, et al. TSV stress-aware full-chip mechanical reliability analysis and optimization for 3-D IC. IEEE Trans Comput-Aided Design Integr Circuits Syst. 2012;31(8):1194-207.
 38. Tu KN. Reliability challenges in 3D IC packaging technology. Microelectronic Reliability. 2011;51:517-23.
 39. Pathak M, Pak J, Pan DZ, Lim SK, editors. Electromigration modeling and full-chip reliability analysis for BEOL interconnect in TSV-based 3D ICs. Proceedings of the International Conference on Computer-Aided Design; 2011; San Jose, CA: IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
 40. Selvanayagam CS, Lau JH, Zhang X, Seah SKW, Vaidyanathan K, Chai TC. Nonlinear thermal stress/strain analysis of copper filled TSV and their flip-chip microbumps. IEEE Transaction on Advanced Packaging. 2009;32(4):720-8.
 41. Association SI. ITRS: International Technology Roadmap for Semiconductors. 2013.
 42. Kamto A, Liu Y, Schaper L, Burkett SL. Reliability study of through-silicon via (TSV) copper filled interconnects. Thin Solid Films. 2009;518:1614–9.
 43. Kumar P, Dutta I, Bakir MS. Interfacial effects during thermal cycling of *Cu*-filled through-silicon vias (TSV). Journal of Electronic Material. 2012;41(2):322-35.
 44. Heryanto A, Putra WN, Trigg A, Gao S, Kwon WS, Che FX, et al. Effect of copper TSV annealing on via protrusion for TSV wafer fabrication. Journal of Electronic Materials. 2012;41(9):2533-42.

45. Tsai MY, Huang PS, Huang CY, Jao H, Huang B, Wu B, et al. Investigation on *Cu* TSV-induced KOZ in silicon chips: Simulations and Experiments. *IEEE Transaction on Electronic Devices*. 2013;60(7):2331-7.
46. Okoro C, Lau JW, Golshany F, Hummler K, Obeng YS. A detailed failure analysis examination of the effect of thermal cycling on *Cu* TSV reliability. *IEEE Transaction Electronic Devices*. 2014;61(1):15-22.
47. Lu KH, Ryu SK, Zhao Q, Zhang X, Im J, Huang R, et al., editors. Thermal stress induced delamination of through silicon vias in 3-D interconnects. *Electronic Components and Technology Conference (ECTC), 2010 Proceedings; 2010; Las Vegas, NV: IEEE Electronic Components and Technology Conference*.
48. Okoro C, Lau JW, Golshany F, Hummler K, Obeng YS. A detailed failure analysis examination of the effect of thermal cycling on *Cu* TSV reliability. *IEEE Transactions on Electronic Devices*. 2014;61(1):15-22.
49. Lau J, Zheng X, Selvanayagam C, editors. Failure analyses of 3D SIP (System-in-Package) and WLP (Wafer-Level Package) by finite element method. *physical and failure analysis of integrated circuits, 2009 IPFA 2009 16th IEEE International Symposium on the; 2009; Suzhou: IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits*.
50. Liu X, Chen Q, Dixit P, Chatterjee R, Tummala RR, Sitaraman SK, editors. Failure mechanisms and optimum design for electroplated copper through-silicon vias (TSV). *Electronic Components and Technology Conference, 2009 ECTC 2009 59th; 2009; San Diego, CA: Electronic Components and Technology Conference*.
51. Chan YS, Li HY, Zhang X. Thermo-mechanical design rules for the fabrication of TSV interposers. *IEEE Transaction Component Packaging Manufacturing Technology* 2013;3(4):633-40.
52. Cheng EJ, Shen YL. Thermal expansion behavior of through-silicon-via structures in three-dimensional microelectronic packaging. *Microelectronic Reliability*. 2012;52:534-40.
53. Jung M, Liu X, Sitaraman SK, Pan DZ, Lim SK, editors. Full-chip through-silicon-via interfacial crack analysis and optimization for 3D IC. *Proceedings of the International Conference on Computer-Aided Design; 2011; San Jose,*

- CA: IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
54. Mitra J, Jung M, Ryu SK, Huang R, Lim SK, Pan DZ, editors. A fast simulation framework for full-chip thermo-mechanical stress and reliability analysis of through-silicon-via based 3D ICs. Electronic Components and Technology Conference (ECTC), 2011 IEEE; 2011; Lake Buena Vista, FL: IEEE Electronic Components and Technology Conference.
 55. Jung M, Pan DZ, Lim S, Kyu, editors. Through-silicon-via material property variation impact on full-chip reliability and timing. Interconnect Technology Conference/Advanced Metallization Conference (IITC/AMC), 2014 IEEE International; 2014.
 56. Sun X, Ji M, Ma S, Zhu Y, Kang W, Miao M, et al., editors. Electrical characterization of sidewall insulation layer of TSV. 11th International Conference on Electronic Packaging Technology & High Density Packaging; 2010.
 57. Tezcan D, Pham N, Majeed B, Moor P, Ruythooren W, Baert K, editors. Sloped through wafer vias for 3D wafer level packaging. 57th Electronic Components and Technology Conference; 2007.
 58. G. Subhashini JM, editor Power-delay co-analysis of TSV for three dimensional integrated circuits. Programmable Device Circuits and Systems, Vol 6, No 2; 2014.
 59. Denda S, editor Process examination of through silicon via technologies. 6th International Conference on Polymers and Adhesives in Microelectronics and Photonics; 2007.
 60. Huang G, Bakir M, Naeemi A, Chen H, Meindl J. Power delivery for 3D chip stacks: physical modeling and design implication. IEEE Transaction Component Packaging Manufacturing Technology. 2007;2(5):852-9.
 61. Lv Y, Chen M, Cai M, Liu S. A reliable Cu–Sn stack bonding technology for 3D-TSV packaging. Semiconductor Science and Technology. 2014;29(2):025003.
 62. Daquan Y, Xiaoyang L, Ran H, Xiangmeng J, Chongshen S, Fengwei D, et al., editors. Development of new TSV structure composing of intermetallic compounds. Electronics Packaging Technology Conference (EPTC), 2012 IEEE 14th; 2012 5-7 Dec. 2012.

63. Moongon J, Pan DZ, Sung Kyu L, editors. Through-silicon-via material property variation impact on full-chip reliability and timing. Interconnect Technology Conference / Advanced Metallization Conference (IITC/AMC), 2014 IEEE International; 2014 20-23 May 2014.
64. Gonzalez M. Chip Package Interaction (CPI): Thermo-mechanical challenges in 3D Technologies. IEEE 14th Electronics Packaging Technology Conference 2012. p. 563-7.
65. Xi L, Chen Q, Dixit P, Chatterjee R, Tummala RR, Sitaraman SK, editors. Failure mechanisms and optimum design for electroplated copper through-silicon vias (TSV). Electronic Components and Technology Conference, 2009 ECTC 2009 59th; 2009 26-29 May 2009.
66. Pak J, Pathak M, Lim SK, Pan DZ, editors. Modeling of electromigration in through-silicon-via based 3D IC. Electronic Components and Technology Conference (ECTC), 2011 IEEE 61st; 2011: IEEE.
67. Cheng E, Shen YL. Thermal expansion behavior of through-silicon-via structures in three-dimensional microelectronic packaging. *Microelectronics Reliability*. 2012;52(3):534-40.
68. Ma HC, Guo JD, Chen JQ, Zhu QS, Shang JK, editors. The reliability of through silicon via under thermal cycling. 2015 16th International Conference on Electronic Packaging Technology (ICEPT); 2015 11-14 Aug. 2015.
69. Lim S. *Mechanical Reliability Analysis and Optimization for 3D ICs*: Springer New York; 2013.
70. Liu X, Chen Q, Sundaram V, Tummala RR, Sitaraman SK. Failure analysis of through-silicon vias in free-standing wafer under thermal-shock test. *Microelectron Reliability*. 2013;53(1):70-8.
71. Ming C, HS T, Wu. Energy release rate estimation for through-silicon vias in 3-D IC integration. *components, Packaging and Manufacturing Technology, IEEE Transactions on*. 2014;4(1):57-65.
72. Sugiura T, editor *Thermal stresses of TSV and Si chip in 3D SiP under device operation and reflow process*. Electronics Packaging (ICEP), 2014 International Conference on; 2014.
73. Kinoshita T, editor *Thermal stresses around void in through-silicon via in 3D SiP*. Electronics Packaging (ICEP), 2014 International Conference on; 2014.

74. Knickerbocker JU. Development of next generation system-on-package (SOP) technology based on silicon carriers with fine-pitch interconnection. *IBM J Res & Dev.* 2005;49(4/5):725–54.
75. Akasaka Y. Three-dimensional IC trends. *Proceedings IEEE.* 1986;74(12):1703-14.
76. Kurino H, Lee KW, Sakuma K, Nakamura T, Koyanagi M. A new Wafer-Scale Chip-on-Chip (WCOC) packaging technology using adhesive injection method. *Japan Journal of Applied Physics.* 1999;38(4S):2406.
77. Koyanagi M, Kurino H, Lee KW, Sakuma K, Miyakawa N, Itani H. Future system-on-silicon LSI chips. *Micro, IEEE.* 1998;18(4):17-22.
78. Klumpp A, Merkel R, Wieland R, Ramm P, editors. Chip-to-wafer stacking technology for 3D system integration. *Electronic Components and Technology Conference, 2003 Proceedings 53rd; 2003: Proceedings of the 53th Electronic Components and Technology Conference.*
79. Lee KW, Nakamura T, Sakuma K, Park KT, Shimazutsu H, Miyakawa N, et al. Development of three-dimensional integration technology for highly parallel image processing chip. *Jpn J Appl Phys.* 2000;39(4S):2473–7.
80. Takahashi K, Hoshino M, Yonemura H, Tomisaka M, Sunohara M, Tanioka M, et al., editors. Development of advanced 3-D chip stacking technology with ultra-fine interconnection. *Electronic Components and Technology Conference, 2001 Proceedings, 51st; 2001: Proceedings of the 51st Electronic Components and Technology Conference.*
81. Hara K, Kurashima Y, Hashimoto N, Matsui K, Matsuo Y, Miyazawa I, et al., editors. Optimization for chip stack in 3-D packaging. *Advanced Packaging, IEEE Transactions on; 2005: IEEE Transactions on Advanced Packaging.*
82. Sakuma K, Andry PS, B. Dang JM, Tsang CK, Patel C, Wright SL, et al., editors. 3D chip stacking technology with low-volume lead-free interconnections. *Electronic Components and Technology Conference, 2007 ECTC'07 Proceedings 57th; 2007: IEEE.*
83. Lemaitre J. Coupled elasto-plasticity and damage constitutive equations. *Computer Methods in Applied Mechanics and Engineering.* 1985;51(1):31-49.

84. Athikulwongse K, Chakraborty A, Yang JS, Pan DZ, Lim SK, editors. Stress-driven 3D-IC placement with TSV keep-out zone and regularity study. Proceedings of the International Conference on Computer-Aided Design; 2010; San Jose, CA: IEEE/ACM International Conference on Computer-Aided Design (ICCAD).
85. Hsieh CC, Teng A, Hou SY, Jeng SP, inventors, Through silicon via keep out zone formation along different crystal orientations. Google Patents patent US8604619 B2. 2013.
86. Pak J, Pathak M, Lim SK, Pan DZ, editors. Modeling of electromigration in through-silicon-via based 3D IC. Electronic Components and Technology Conference (ECTC), 2011 IEEE 61st; 2011; Lake Buena Vista, FL: Electronic Components and Technology Conference (ECTC).
87. Sukharev V, Zschech E, Nix WD. A model for electromigration-induced degradation mechanisms in dual-inlaid copper interconnects: effect of microstructure. Journal of Applied Physics. 2007;102(5):053505-1-14.
88. Ceric H, Orto RLD, Cervenka J, Selberherr S. A comprehensive TCAD approach for assessing electromigration reliability of modern interconnects. IEEE Transaction Device Materials Reliability. 2009;9(1):9-19.
89. Thompson SE, Armstrong M, Auth C, Alavi M, Buehler M, Chau R, et al. A 90-nm logic technology featuring strained-silicon. IEEE Transaction Electronic Devices. 2004;51(11):1790-7.
90. Yu D, Liu X, He R, Jing X, Song C, Dai F, et al., editors. Development of new TSV structure composing of intermetallic compounds 2012; Singapore: IEEE Electronics Packaging Technology Conference (EPTC).
91. Ladani LJ. Numerical analysis of thermo-mechanical reliability of through silicon vias (TSVs) and solder interconnects in 3-dimensional integrated circuits. Microelectronic Engineering. 2010;87(2):208-15.
92. Liu X, Chen Q, Sundaram V, Simmons-Matthews M, Wachtler KP, Tummala RR, et al. Reliability Assessment of through-silicon vias in Multi-Die Stack Packages. IEEE Transactions on Device and Materials Reliability. 2012;12(2):263-71.
93. Lu KH, Zhang XF, Ryu SK, Im J, Huang R, Ho PS, et al. Thermo-mechanical reliability of 3-D ICs containing through-silicon vias. New York: IEEE; 2009. 630-4 p.

94. Selvanayagam CS, Lau JH, Zhang X, Seah S, Vaidyanathan K, Chai T. Nonlinear thermal stress/strain analyses of copper filled TSV (through-silicon via) and their flip-chip microbumps. *Advanced Packaging, IEEE Transactions on*. 2009;32(4):720-8.
95. Choa SH, Song C, Lee H. Investigation of durability of TSV interconnect by numerical thermal fatigue analysis. *International Journal of Precision Engineering Manufacturing*. 2011;12(4):589-96.
96. Standard J. 3D Chip Stack with through-silicon Via. 2009.
97. Che FX, Putra WN, Heryanto A, Trigg A, Zhang XW, Gan CL. Study on *Cu* protrusion of through-silicon Via. *IEEE Transaction Component Packaging Manufacturing Technology*. 2013;3(5):732-9.
98. Lau J, Zheng X, Selvanayagam C, editors. Failure analyses of 3D Sip (system-in-package) and WLP (wafer-level package) by finite element methods. *Physical and Failure Analysis of Integrated Circuits, 2009 IPFA 2009 16th IEEE International Symposium on the*; 2009: IEEE.
99. Park JM, Kim JB, Kim JW, Kim YR, Kim SE, Park YB, editors. Pattern density effect on interfacial bonding characteristics of *Cu-Cu* direct bonds for 3D IC packages 2012; Singapore: IEEE Electronics Packaging Technology Conference (EPTC).
100. Suhir E. Thermal stress in through-silicon-vias: Theory-of-elasticity approach. *Microelectronic Reliability*. 2014;54(5):972-7.
101. Standard J. JEP-158 3D chip stack with through-silicon vias (TSVS): Identifying, evaluating and understanding reliability interactions.
102. Lin MT, Tong CJ, Shiu KS. Novel microtensile method for monotonic and cyclic testing of freestanding copper thin films. *Experimental Mechanics*. 2010;50(1):55-64.
103. Jämting ÅK, Bell JM, Swain MV, Schwarzer N. Investigation of the elastic modulus of thin films using simple biaxial bending techniques. *Thin Solid Films*. 1997;308-309:304-9.
104. Farhat ZN, Ding Y, Northwood DO, Alpas AT. Nanoindentation and friction studies on *Ti*-based nanolaminated films. *Surface and Coatings Technology*. 1997;89(1):24-30.
105. Sanders PG, Eastman JA, Weertman JR. Elastic and tensile behavior of nanocrystalline copper and palladium. *Acta Materialia*. 1997;45(10):4019-25.

106. Read DT. Tension-tension fatigue of copper thin films. *International Journal of Fatigue*. 1998;20(3):203-9.
107. Legros M, Elliott BR, Rittner MN, Weertman JR, Hemker KJ. Microsample tensile testing of nanocrystalline metals. *Philosophical Magazine A*. 2000;80(4):1017-26.
108. Suresh S, Nieh TG, Choi BW. Nano-indentation of copper thin films on silicon substrates. *Scripta Materialia*. 1999;41(9):951-7.
109. Huang H, Spaepen F. Tensile testing of free-standing Cu, Ag and Al thin films and Ag/Cu multilayers. *Acta Materialia*. 2000;48(12):3261-9.
110. Zhao JH, Du Y, Morgen M, Ho PS. Simultaneous measurement of Young's modulus, Poisson ratio, and coefficient of thermal expansion of thin films on substrates. *Journal of Applied Physics*. 2000;87(3):1575-7.
111. Fang TH, Chang W-J. Nanomechanical properties of copper thin films on different substrates using the nanoindentation technique. *Microelectron Eng*. 2003;65(1):231-8.
112. Soifer YM, Verdyan A, Kazakevich M, Rabkin E. Edge effect during nanoindentation of thin copper films. *Materials Letters*. 2005;59(11):1434-8.
113. Hong SH, Kim KS, Kim YM, Hahn JH, Lee CS, Park JH. Characterization of elastic moduli of Cu thin films using nanoindentation technique. *Composites Science and Technology*. 2005;65(9):1401-8.
114. Khatibi G, Betzwar-Kotas A, Gröger V, Weiss B. A study of the mechanical and fatigue properties of metallic microwires. *Fatigue & Fracture of Engineering Materials & Structures*. 2005;28(8):723-33.
115. Zhou ZM, Zhou Y, Yang CS, Chen JA, Ding W, Ding GF. The evaluation of Young's modulus and residual stress of copper films by microbridge testing. *Sensors and Actuators A: Physical*. 2006;127(2):392-7.
116. Wei X, Lee D, Shim S, Chen X, Kysar JW. Plane-strain bulge test for nanocrystalline copper thin films. *Scripta Materialia*. 2007;57(6):541-4.
117. JR D. *Metals Handbook*. 2nd ed. Materials Park: ASM International; 1998.
118. Tanimura S, Tsuda T, Abe A, Hayashi H, Jones N. Comparison of rate-dependent constitutive models with experimental data. *International Journal of Impact Engineering*. 2014;69:104-13.
119. Dunand M. Effect of strain rate on the ductile fracture of Advanced High Strength Steel Sheets : Experiments and modeling 2013.

120. You JH, Miskiewicz M. Material parameters of copper and CuCrZr alloy for cyclic plasticity at elevated temperatures. *Journal of Nuclear Materials*. 2008;373(1):269-74.
121. Johnson GR, Cook WH, editors. A constitutive model and data for metals subjected to large strains, high strain rates and high Temperatures. *Proceedings of the 7th International Symposium on Ballistics*; 1983.
122. Irausquín I, Pérez-Castellanos JL, Miranda V, Teixeira-Dias F. Evaluation of the effect of the strain rate on the compressive response of a closed-cell aluminium foam using the split Hopkinson pressure bar test. *Materials & Design*. 2013;47:698-705.
123. Frederick CO, Armstrong PJ. A mathematical representation of the multiaxial Bauschinger effect. *Materials at High Temperatures*. 2007;24(1):1-26.
124. Novak J, De Bona F, Stanojević A, De Luca A, Raffaglio Y. Estimation of material parameters in nonlinear hardening plasticity models and strain life curves for CuAg alloy. *IOP Conference Series: Materials Science and Engineering*. 2016.
125. Sumigawa T, Shishido T, Murakami T, Iwasaki T, Kitamura T. Evaluation on plastic deformation property of copper nano-film by nano-scale cantilever specimen. *Thin Solid Films*. 2010;518(21):6040-7.
126. Zhou Y, Yang L, Huang Y. *Micro- and Macromechanical Properties of Materials*: CRC Press; 2013.
127. Oliver WC, Pharr GM. An improved technique for determining hardness and elastic modulus using load and displacement sensing indentation experiments. *Journal of Materials Research*. 1992;7(06):1564-83.
128. Hay JL, GM P. *ASM handbook mechanical testing and evaluation*. Kuhn H MD, editor: ASM International; 2000. 232–43 p.
129. Oliver WC, Pharr GM. Measurement of hardness and elastic modulus by instrumented indentation: Advances in understanding and refinements to methodology. *Journal of materials research*. 2004;19(01):3-20.
130. Shaffiar NH, Tamin MN. *Solder joint reliability assessment: Finite Element Simulation Methodology*. Springer; 2014.
131. Aboutalebi FH, Farzin M, Mashayekhi M. Numerical predictions and experimental validations of ductile damage evolution in sheet metal forming processes. *Acta Mechanica Solida Sinica*. 2012;25(6):638-50.

132. Tvergaard V. Influence of voids on shear band instabilities under plane strain conditions. *International Journal of Fracture*. 1981;17(4):389-407.
133. Tvergaard V, Needleman A. Analysis of the cup-cone fracture in a round tensile bar. *Acta Metallurgica*. 1984;32(1):157-69.
134. Wang ZQ, Chapuis A, Liu Q. Simulation of mechanical behavior of AZ31 magnesium alloy during twin-dominated large plastic deformation. *Transactions of Nonferrous Metals Society of China*. 2015;25(11):3595-603.
135. Murakami S. *Continuum damage mechanics: Solid Mechanics and Applications*. Berlin: Springer; 2012.
136. Uthaisangsuk V, Muenstermann S, Prah U, Bleck W, Schmitz HP, Pretorius T. A study of microcrack formation in multiphase steel using representative volume element and damage mechanics. *Computational Materials Science*. 2011;50(4):1225-32.
137. Arun CO, Rao BN, Srinivasan SM. Continuum damage growth analysis using element free Galerkin method. *Sadhana*. 2010;35(3):279-301.
138. Van DVN. The Behavior of Ductile Damage Model on Steel Structure Failure. *Procedia Engineering*. 2016;142:26-33.
139. McClintock FA. A criterion for ductile fracture by the growth of holes. *Journal of Applied Mechanics*. 1968;35(2):363-71.
140. Rice JR, Tracey DM. On the ductile enlargement of voids in triaxial stress fields. *Journal of the Mechanics and Physics of Solids*. 1969;17(3):201-17.
141. Chae D, Koss DA. Damage accumulation and failure of HSLA-100 steel. *Materials Science and Engineering: A*. 2004;366(2):299-309.
142. Johnson GR, Cook WH. Fracture characteristics of three metals subjected to various strains, strain rates, temperatures and pressures. *Engineering Fracture Mechanics*. 1985;21(1):31-48.
143. Ling Y. Uniaxial true stress-strain after necking. *AMP Journal of Technology*. 1996.
144. **6.9 AV. Abaqus Analysis User's Manual**. RI: Dassault Systemes Simulia Corp; 2015.
145. Kurumatani M, Terada K, Kato J, Kyoya T, Kashiyaama K. An isotropic damage model based on fracture mechanics for concrete. *Engineering Fracture Mechanics*. 2016;155:49-66.

146. Shahidin SAM, Fadil NA, Yusop MZ, Tamin MN, Osman SA. Effect of etching as pre-treatment for electroless copper plating on silicon wafer. *Jurnal Teknologi*. 2017;79(7):61-9.
147. ASTM. *Standard Practice for Instrumented Indentation Testing*. 2015.
148. Bressan JD, Tramontin A, Rosa C. Modeling of nanoindentation of bulk and thin film by finite element method. *Wear*. 2005;258(1–4):115-22.
149. Lee YS, Ha S, Park JH, Lee SB. Structure-dependent mechanical behavior of copper thin films. *Materials Characterization*. 2017;128(Supplement C):68-74.
150. T. Holmquist GJ. Determination of constants and comparison of results for various constitutive models. *Journal de Physique IV Colloque*. 1991.
151. Banerjee B. An evaluation of plastic flow stress models for the simulation of high-temperature and high-strain-rate deformation of metals. arXiv preprint cond-mat/0512466. 2005.
152. Lin YC, Chen XM, Liu G. A modified Johnson–Cook model for tensile behaviors of typical high-strength alloy steel. *Materials Science and Engineering: A*. 2010;527(26):6980-6.
153. Qin F, An T, Chen N, editors. Strain rate effect and Johnson-Cook models of lead-free solder alloys. *Electronic Packaging Technology & High Density Packaging, 2008 ICEPT-HDP 2008 International Conference on; 2008 28-31 July 2008*.
154. Volinsky AA, Moody NR, Gerberich WW. Nanoindentation of Au and Pt/Cu thin films at elevated temperatures. *Journal of Materials Research*. 2011;19(9):2650-7.
155. Wimmer A, Heinz W, Leitner A, Detzel T, Robl W, Kirchlechner C, et al. Micro-tension study of miniaturized Cu lines at variable temperatures. *Acta Materialia*. 2015;92(Supplement C):243-54.
156. Afripin MAA, Fadil NA, Hamid MFA, Yoon CK, Cheah BE, Razak BBA, et al., editors. Rate-dependent responses of electroless plated and sputtered copper layer during nanoindentation loading. *2016 IEEE 37th International Electronics Manufacturing Technology (IEMT) & 18th Electronics Materials and Packaging (EMAP) Conference; 2016 20-22 Sept. 2016*.

157. Afripin MAA, Yoon CK, Tamin MN, editors. An inverse approach for strain rate-dependent constitutive responses of copper layers. South East Asia, SIMULIA Regional Users Conference 2016; 2016; Singapore.
158. Rahimian KS, Karimzadeh A, Tamin M, Abd Shukor M. Effects of sample and indenter configurations of nanoindentation experiment on the mechanical behavior and properties of ductile materials. *Metals*. 2018;8(6):421.
159. Boo JH, Jung MJ, Park HK, Nam KH, Han JG. High-rate deposition of copper thin films using newly designed high-power magnetron sputtering source. *Surface and Coatings Technology*. 2004;188-189:721-7.
160. Fischer-Cripps AC. Nanoindentation. *Mechanical Engineering Series*: Springer; 2011.
161. Radoeva M, Monev M, Ivanov IT, Georgiev GS, Radoev B. Adhesion improvement of electroless copper coatings by polymer additives. *Colloids and Surfaces A: Physicochemical and Engineering Aspects*. 2014;460:441-7.
162. Wu W, Qin F, An T, Chen P. Experimental and numerical investigation of mechanical properties of electroplating copper filled in through silicon vias. *IEEE Transactions on Components, Packaging and Manufacturing Technology*. 2016;6(1):23-30.
163. Okoro C, Levine LE, Ruqing X, Obeng YS, editors. Experimentally, how does Cu TSV diameter influence its stress state? *Electronic Components and Technology Conference (ECTC) , 2015 IEEE 65th*; 2015 26-29 May 2015.
164. Doerner MF, Nix WD. A method for interpreting the data from depth-sensing indentation instruments. *Journal of Materials Research*. 1986;1(04):601-9.
165. Dao M, Chollacoop N, Van Vliet KJ, Venkatesh TA, Suresh S. Computational modeling of the forward and reverse problems in instrumented sharp indentation. *Acta Materialia*. 2001;49(19):3899-918.
166. Bucaille JL, Stauss S, Felder E, Michler J. Determination of plastic properties of metals by instrumented indentation using different sharp indenters. *Acta Materialia*. 2003;51(6):1663-78.
167. Giannakopoulos AE, Suresh S. Determination of elastoplastic properties by instrumented sharp indentation. *Scripta Materialia*. 1999;40(10):1191-8.
168. Thompson SE, Guangyu S, Youn Sung C, Nishida T. Uniaxial-process-induced strained-Si: extending the CMOS roadmap. *IEEE Transactions on Electron Devices*. 2006;53(5):1010-20.

169. Wang F, Zhu Z, Yang Y, Yin X, Liu X, Ding R. An Effective Approach of Reducing the Keep-Out-Zone Induced by Coaxial through-silicon-via. *IEEE Transactions on Electron Devices*. 2014;61(8):2928-34.
170. Athikulwongse K, Yang JS, Pan DZ, Lim SK. Impact of Mechanical Stress on the Full Chip Timing for through-silicon-via-based 3-D ICs. *IEEE Trans Comput-Aided Des Integr Circuits Syst*. 2013;32(6):905-17.
171. Abdullah MA, Abdul-Latif A, Tamin MN, editors. Methodology for extracting interface damage properties of FRP composite laminates under cyclic shear loading conditions. 2017 3rd International Conference on Power Generation Systems and Renewable Energy Technologies (PGSRET); 2017 4-6 April 2017.

LIST OF PUBLICATIONS

Indexed Conference Proceedings

1. Afripin MAA, Fadil NA, Hamid MFA, Yoon CK, Cheah BE, Razak BBA, Tamin MN. Rate-dependent responses of electroless plated and sputtered copper layer during nanoindentation loading. 2016 IEEE 37th International Electronics Manufacturing Technology (IEMT) & 18th Electronics Materials and Packaging (EMAP) Conference. 2016 Sept. **(Indexed by SCOPUS)**
2. Afripin MAA, Yoon CK, Tamin MN. Methodology for thermal-mechanical modeling of damage and failure processes in through-silicon-vias. 2017 12th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT); 2017 Oct.7 **(Indexed by SCOPUS)**

Non-indexed Journal

1. Afripin MAA, Yoon CK, Tamin MN. An inverse approach for strain rate-dependent constitutive responses of copper layers. South East Asia, SIMULIA Regional Users Conference. 2016 Oct.