GRAPHENE FLOATING GATE FLASH MEMORY PERFORMANCE WITH HIGH-K TUNNEL BARRIER ENGINEERING

MUHAMMAD HILMAN BIN AHMAD

A thesis submitted in fulfilment of the requirements for the award of the degree of Master of Philosophy

> School of Electrical Engineering Faculty of Engineering Universiti Teknologi Malaysia

> > DECEMBER 2020

DEDICATION

This thesis is dedicated to my family.

Thank you.

ACKNOWLEDGEMENT

First and foremost, praises and thanks to Allah, the Almighty, for His showers of blessing throughout my research work to complete the research successfully. With boundless love and appreciation, I would like to extend my heartfelt gratitude and appreciation to the people who help me though out completing this Master's degree into reality.

Thank you to my family, especially to my parents Ahmad Bin Roslan and Hayati Binti Zakaria for all their understandings and endless supports to give me the encouragement throughout my career and life.

I would like to thank my main supervisor, Dr. Nurul Ezaila Binti Alias for her valuable advice and inspiration which helped me for completing this thesis. She is enthusiastic giving me encouragement for completing my thesis, papers, going conferences which improving my writing skills in publication work for pursuing my career. I also thank my co-supervisor, Dr. Zaharah Binti Johari, Dr. Mastura Shafinaz Binti Zainal Abidin and head of Computational Nano-electronic (CoNE) research lab, Professor Razali Bin Ismail for their motivated supports and advices which sharing knowledge and helped throughout my studies.

I also want to deliver my appreciation for CoNE research lab members', Dr. Muhammad Afiq Nurudin Bin Hamzah, Dr. Fatimah Khairiah Binti Abdul Hamid, Dr. Lim Wei Hong, Farah Binti Abd. Hamid and also my friends in Universiti Teknologi Malaysia for sharing their ideas and giving significant contribution in improving my works. Last but not least, to the Ministry of Higher Education (MOHE) for providing funds for conference travels and publication charges.

ABSTRACT

In recent years, due to outstanding properties such as durability material, ultrafast electronic performance and ultrasensitive for sensors, graphene has become a demanded material today and in the future due to its remarkable properties. For transistors, the scaling of component sizes has become a bottleneck for silicon-based materials. This study aims to investigate the memory performances of graphene as a charge storage layer in the floating gate with the different type of high-k materials such as silicon nitride (Si₃N₄), aluminium oxide (Al₂O₃), hafnium oxide (HfO₂) and zirconium oxide (ZrO₂) using Silvaco ATLAS TCAD tool simulation. The simulation work initially is to validate the experimental work with the simulation data and then determine the performance of the flash memory cell with different type of high-k materials in terms of memory window, program and erase (P/E) characteristics data retention and endurance. Next is to validate in the context of the memory performance trend between the experimental work and the proposed work. The memory window for flash memory cell for silicon dioxide (SiO₂) is 15.4 V while for the memory window using variable oxide thickness (VARIOT) of 1/7 nm of SiO₂/high-k material of four high-k materials for SiO₂/Si₃N₄, SiO₂/Al₂O₃, SiO₂/HfO₂ and SiO₂/ZrO₂ tunnel barrier are 23.0 V, 20.0 V, 25.4 V and 26.0 V, respectively at the same P/E voltage of ± 20 V programming and erasing voltage. Conventional SiO₂ has good data retention but P/E characteristic is better with the introduction of VARIOT. The data retention capability of the four high-k materials is better than that of conventional SiO₂, and the data can be retained by 75% (11.6 V) after 10 years of extrapolation with -1/1 V gate stress. For high-k material of SiO₂/Si₃N₄, SiO₂/HfO₂ and SiO₂/ZrO₂ tunnel barrier, data are retained by 56% (12.9 V), 47% (11.9 V) and 33% (8.6 V) while SiO₂/Al₂O₃ tunnel barrier with thickness 1/7 nm shows an excellent result among others with 83% (16.6 V) data retained. The endurance performance of the best high-k materials SiO₂/Al₂O₃ and SiO₂/HfO₂ was tested, which showed that the endurance retained 82% and 75% of the charge during 10^4 P/E cycles, respectively.

ABSTRAK

Sejak kebelakangan ini, graphene telah menjadi bahan dengan permintaan tinggi pada masa sekarang dan masa hadapan kerana ciri-ciri yang luar biasa seperti bahan tahan lasak, prestasi terpantas bahan elektronik dan juga bahan yang sangat sensitif untuk penderia. Untuk transistor, pengskalaan saiz komponen telah mencapai titik maksima bagi bahan berdasarkan silikon. Kajian ini bertujuan untuk menyiasat prestasi memori mengunakan graphene sebagai lapisan simpanan cas di dalam get apungan dengan pembezaan jenis bahan tinggi-k seperti silikon nitrida (Si₃N₄), aluminium oksida (Al₂O₃), hafnium oksida (HfO₂) dan zikronium oksida (ZrO₂) dengan mengunakan alat simulasi Silvaco ATLAS TCAD. Kajian dimulakan dengan kerja simulasi untuk mengesahkan kerja eksperimen terdahulu dan kemudian mengenalpasti prestasi sel memori imbas dengan perbezaan jenis bahan tinggi-k untuk tingkap memori, ciri-ciri data program dan padam (P/E), data pengekalan dan juga data ketahanan. Pengesahan didalam konteks ini merujuk kepada pengesahan gaya prestasi memori diantara kerja eksperimen dan kerja cadangan. Tingkap memori untuk memori imbas yang menggunakan silikon dioksida (SiO₂) ialah 15.4 V sementara tingkap memori dengan kewujudan pemboleh ubah ketebalan oksida (VARIOT) untuk 1/7 nm silikon dioksida SiO₂/bahan tinggi-k untuk empat bahan tinggi-k seperti SiO₂/Si₃N₄, SiO₂/Al₂O₃, SiO₂/HfO₂ dan SiO₂/ZrO₂ di terowong penghalang ialah masing-masing 23.0 V, 20.0 V, 25.4 V dan 26.0 V bagi P/E voltan yang sama iaitu ± 20 V voltan program dan padam. SiO₂ konvensional ialah bagus untuk data pengekalan namun kajian terhadap ciri-ciri P/E menunjukkan prestasi yang lebih baik dengan kehadiran VARIOT. Kemampuan data pengekalan untuk empat bahan tinggik menunjukkan prestasi yang lebih baik berbanding dengan konvensional SiO₂ dimana data kekal sebanyak 75% (11.6 V) selepas 10 tahun ekstrapolasi dengan -1/1 V tekanan get. Untuk bahan tinggi-k SiO₂/Si₃N₄, SiO₂/HfO₂ dan SiO₂/ZrO₂ terowong penghalang, masing-masing menunjukkan data kekal sebanyak 56% (12.9 V), 47% (11.9 V) dan 33% (8.6 V) dimana SiO₂/Al₂O₃ terowong penghalang dengan ketebalan 1/7 nm menunjukkan keputusan yang cemerlang iaitu data kekal sebanyak 83% (16.6 V). Kemudian, bahan tinggi-k SiO₂/Al₂O₃ dan SiO₂/HfO₂ dipilih untuk menguji data ketahanan yang menunjukkan ketahanan data masing-masing kekal 82% dan 75% cas sehingga 10⁴ kitaran P/E.

TABLE OF CONTENTS

TITLE

DECLARATION	iii
DEDICATION	iv
ACKNOWLEDGEMENT	v
ABSTRACT	vi
ABSTRAK	vii
TABLE OF CONTENTS	viii
LIST OF TABLES	xi
LIST OF FIGURES	xii
LIST OF ABBREVIATIONS	XV
LIST OF SYMBOLS	xvi

CHAPTER 1	INTRODUCTION	1
1.1	Research Backgroud	1
1.2	Problem Statement	4
	1.2.1 Tunnel barrier scalling issues	6
	1.2.2 Graphene as floating gate issues	7
1.3	Research Objectives	8
1.4	Scope of Study	9
1.5	Research Contribution	10
1.6	Thesis Organization	10
CHAPTER 2	LITERATURE REVIEW	13
2.1	Memory technology	13
2.2	Flash memory	14
2.3	Floating gate flash memory	14
2.4	Graphene as floating gate flash memory	17
	2.4.1 Graphene device structure	20

	2.4.2 Graphene properties	21
	2.4.3 Graphene nanoribbon	23
2.5	Tunnel barrier engineering	25
	2.5.1 Crested tunnel barrier	26
	2.5.2 Variable oxide thickness (VARIOT)	27
2.6	High-k materia for tunnel barrier engineering	29
2.7	Reliability characteristics	32
	2.7.1 Data retention	32
	2.7.2 Data endurance	33
2.8	Memory performances	34
CHAPTER 3	RESEARCH METHODOLOGY	35
3.1	Introduction	35
3.2	Graphene FG flash memory simulation	36
3.3	Device validation	39
3.4	Comparison of n-channel and p-channel	42
3.5	Performance of flash memory	43
3.6	Summary	47
CHAPTER 4	RESULT AND DISCUSSION	49
4.1	Introduction	49
4.2	Device validation	49
	4.2.1 FG charge stored	49
	4.2.2 P/E characteristics	50
	4.2.3 Data retention	52
4.3	n-channel vs p-channel	53
	4.3.1 Reliability on difference doping type	54
4.4	P/E characteristics with VARIOT	57
4.5	FG charge stored with VARIOT	59
4.6	Data retention with VARIOT	60
4.7	Data endurance with VARIOT	61

CHAPTER 5	CONCLUSION AND RECOMMENDATIONS	63
5.1	Conclusion	63
5.2	Future works	63
REFERENCES		65
LIST OF PUBL	ICATIONS	73

LIST OF TABLES

TABLE NO.	TITLE	PAGE
Table 1.1	Previous works on the graphene-based FG memory [12, 21-24]	7
Table 1.2	Device dimension for graphene FG flash memory cell [23]	9
Table 2.1	Reliability performance of graphene NVM [12, 21-24]	18
Table 3.1	The graphene properties used in SILVACO: ATLAS simulation [59-63]	37
Table 3.2	Structure dimension and physical parameters of the graphene FG flash memory cell [23]	42
Table 3.3	Doping profile of n-channel and p-channel	42
Table 3.4	Parameters for different dielectric materials [25]	46
Table 3.5	Device characterization with extracted FN tunnelling coefficients [25]	46
Table 4.1	Barrier height for four high-k tunnel barriers with FG charges and electron stored after 1s at 20V programming bias	60

LIST OF FIGURES

FIGURE NO	. TITLE	PAGE
Figure 1.1	Semi-logarithmic plot of Moore's Law for number of transistors in microprocessors [1]	2
Figure 1.2	ITRS technology trends for memory technology [5]	3
Figure 1.3	Memory technology [6]	3
Figure 1.4	Basic concept of floating gate (FG) memory cell device structure	5
Figure 1.5	(a) Tunnel oxide of 6-7 nm and (b) tunnel oxide of less than 4 nm flash memory cell [19]	6
Figure 2.1	Basic CMOS memories technology [28]	13
Figure 2.2	(a) Programming and (b) Erasing of FG memory [27]	15
Figure 2.3	FN tunnelling summary [32]	16
Figure 2.4	HEI tunnelling summary [32]	16
Figure 2.5	Schematic of graphene structure [11]	20
Figure 2.6	Graphene formation [11]	21
Figure 2.7	Electronic configuration and their spin in (a) carbon at ground state, (b) carbon at excited state and (c) Illustration of orbital [38]	22
Figure 2.8	Band structure of graphene [39]	22
Figure 2.9	Type of GNR edge structure [44]	24
Figure 2.10	The calculated electronic band structure by tight-binding for various GNR for N=4, 5, 6 for (a) ZGNR and (b) AGNR [41]	25
Figure 2.11	The conduction band diagram of (a) conventional uniform of barrier height, (b) symmetric crest barrier and (c) asymmetric crest barrier. The parameter of d, d', U and U' are low-k layer thickness, high-k layer thickness, low-k energy barrier and high-k energy barrier respectively [6]	27
Figure 2.12	Schematic VARIOT flash memory in two different type of symmetric and asymmetric VARIOT which X represents high-k dielectric and O represents low-k dielectric [48]	28

Figure 2.13	Schematic band diagram of symmetric VARIOT-type [50]	29
Figure 2.14	(a) Schematic of J-V characteristics of tunnel barrier engineered of VARIOT (solid line) and SiO ₂ (dashed-line) and (b) Simulated gate current densities for other high-k dielectrics of tunnel barrier engineered stack [50]	31
Figure 2.15	Cross-sectional view of a flash memory cell retention for (a) programming operation (b) erasing operation [53]	33
Figure 2.16	Endurance graph for threshold voltage of amount of P/E cycles [54]	34
Figure 3.1	General flowchart for overall work	36
Figure 3.2	Device structure of graphene FG flash memory from simulation	38
Figure 3.3	Doping concentration of graphene FG flash memory from simulation	38
Figure 3.4	Flowchart for device validation flash memory cell	40
Figure 3.5	Structure of graphene FG flash memory cell	41
Figure 3.6	(a) Flowchart for device performance	43
Figure 3.6	(b) Flowchart for device performance	44
Figure 3.7	The structure of graphene FG flash memory with high-k tunnel barrier	45
Figure 4.1	Floating gate charge stored after 1s programming with 20V bias	50
Figure 4.2	Comparison of memory window between simulation results and experimental data of graphene FG flash memory	51
Figure 4.3	P/E characteristics of graphene FG flash memory cell	52
Figure 4.4	Data retention after 10 years extrapolation with $\pm 20V$ P/E biases: comparison between the proposed device and experimental data	53
Figure 4.5	(a) The view of schematic cross-section rMLG flash memory cell and (b) image of rMLG sheet under AFM [23]	53
Figure 4.6	The threshold voltage shift of n-channel and p-channel memory cell for (a) programming (b) erasing	55
Figure 4.7	The data retention for both n-channel and p-channel flash memory cell	56
Figure 4.8	P/E characteristics for SiO ₂ /Si ₃ N ₄ tunnel barrier	57

Figure 4.9	P/E characteristics for SiO ₂ /Al ₂ O ₃ tunnel barrier	58
Figure 4.10	P/E characteristics for SiO2/HfO2 tunnel barrier	58
Figure 4.11	P/E characteristics for SiO ₂ /ZrO ₂ tunnel barrier	59
Figure 4.12	Floating gate charges stored after 1s of 20V programming bias for all high-k tunnel barrier	60
Figure 4.13	The data retentions for four low-k/high-k tunnel barrier $(\Delta V_{T,initial} \text{ is initial } V_T \text{ and } \Delta V_{T,final} \text{ is final } V_T)$	61
Figure 4.14	The endurance for SiO ₂ /Al ₂ O ₃ and SiO ₂ /HfO ₂ for 10^4 cycles	62

LIST OF ABBREVIATIONS

BIOS	-	Basic input/output System
CG	-	Control Gate
CNT	-	Carbon Nanotube
DRAM	-	Dynamic Random-access Memory
EEPROM	-	Electrically Erasable and Programmable Read-only Memory
EOT	-	Effective oxide thickness
EPROM	-	Erasable and Programmable Read-only Memory
FET	-	Field Effect Transistor
FG	-	Floating Gate
FN	-	Fowler Nordheim
GO	-	Graphene Oxide
HEI	-	Hot Electron Injection
ITRS	-	International Technology Roadmap for Semiconductor
MLG	-	Multi-layer Graphene
MOSFET	-	Metal-oxide-semiconductor Field Effect Transistor
NVM	-	Non-volatile Memory
P/E	-	Program and Erase
RAM	-	Random-access Memory
rMLG	-	Reduced Multi-layer Graphene
ROM	-	Read-only Memory
SILC	-	Stress Induced Leakage Current
SiNW	-	Silicon Nanowire
SLG	-	Single-layer Graphene
SRAM	-	Static Random-access Memory
TaN	-	Talanum Nitride
VARIOT	-	Variable Oxide Thickness

LIST OF SYMBOLS

$\Phi_{ m B}$	-	Barrier height
ε0	-	Permittivity free space
Ehk	-	Dielectric constant
χ	-	Electron affinity
μ_n	-	Electron mobility
μ_p	-	Hole mobility
ΔV_T	-	Difference in threshold voltage
$\Delta V_{T,final}$	-	Difference in threshold voltage for final
$\Delta V_{T,initial}$	-	Difference in threshold voltage for initial
\mathbf{A}_{FN}	-	FN coefficient
Al ₂ O ₃	-	Aluminium Oxide
\mathbf{B}_{FN}	-	FN coefficient
E	-	Electric field
Eg	-	Band gap
h	-	Planck's constant
HfO ₂	-	Hafnium Dioxide
\mathbf{J}_{FN}	-	Tunnel current density
m	-	Mass
m*	-	Effective mass
Ne	-	Number of electrons
q	-	Electronic charge
Q _{FG}	-	Floating gate charge
Si ₃ N ₄	-	Silicon Nitride
t _{hk}	-	Thickness of high-k material
t _{ox}	-	Oxide thickness
\mathbf{V}_{T}	-	Threshold voltage
\mathbf{W}_{F}	-	Work function
ZrO ₂	-	Zirconium Dioxide

CHAPTER 1

INTRODUCTION

1.1 Research Background

The nature of an innovation by contemporary product growth and opportunities facing next generation in electronics systems have become more complicated as the elements have become extremely integrated in both physical and functional characteristics. Placement of the number of transistors in a chip follows the traditional Moore's Law, invented by Gordon Moore, the founders of Intel, states that the numbers of transistors that can be placed on a chip will approximately double every 2 years, as can be seen in Figure 1.1 [1]. The law was invented in order to achieve low cost and able to accommodate more transistor in a chip while sustaining its high performance. As a result, since past few years, research has been working on shrinking down device dimension [2]. As a consequence, denser silicon integrated circuits can be realized which allows for integration of devices with many capabilities and added functionality. As a result, many high-technology electronics devices exist today [3].



Figure 1.1 Semi-logarithmic plot of Moore's Law for number of transistors in microprocessors [1].

Memory technology is one of the highest demands to consumer and almost every electronic device utilizes the memory such as cell phones, computers, cameras and many more where the encoded data is stored and retained as digital information inside a memory device [4]. The trends of International Technology Roadmap for Semiconductor (ITRS) is illustrated in Figure 1.2 that showing the shrink of 0.7 times, in every 2 years and shows that the flash memory bit size is accelerated by one year compared to dynamic random-access memory (DRAM) [5]. Hard disk drives and flash memories are probably the most common form of non-volatile memory (NVM) due to their good reliability in term of its capability for smaller size footprint, high capacities and as well as relatively cheap production per byte (refer Figure 1.3) [6].



Figure 1.2 ITRS technology trends for memory technology [5].

The challenge of semiconductor industry is to produce absolutely small device while increase the performance to meets the consumer demands. Recently, introduction of non-silicon materials such as graphene and carbon nanotube (CNT) as field effect transistor (FET) channel seems to be the most promising solution [7].



In 2010, graphene resulted in a noble prize in physics and became a phenomenal growth in terms of published research. Graphene has potential to become one of the strongest candidates for post-silicon in the next generation of electronic and energy application because of its excellent in electronic, mechanical, chemical and optoelectronic properties [8]. Graphene could be ideal for utilize in future electronics applications because of the electrons can transport through the material at extremely in high speed and behave like relativistic particles with no rest mass [9]. These remarkable properties of graphene, such as high carrier mobility, thermal conductivity, mechanical flexibility and optical transparency, make it a highly promising material for future electronics and would be acceptable for production for solar cells, touch screens and light panel [10, 11].

Recently, high speed logic computing through device scaling, increasing number of electronic consumer and information technology have demanded for higher data storage capability. Flash memory technology has recently gained much attention with the growing demand of non-volatile memories for mobile electronic devices [12]. Researchers at Seoul National University and the Gwangju Institute of Science and Technology, South Korea, have fabricated organic memory devices that feature multilayer graphene film sandwiched between insulating polyimide layers with the embedded multilayer graphene film acting as a charge-trapping layer which having a fascinating result [9].

1.2 Problem Statement

The scaling of the semiconductor component sizes is crucial due to the growing needed for smaller sizes, faster computing capabilities, and lower power consumption [13]. Scaling is referring to the continued reducing the horizontal or vertical physical component sizes of the on-chip logic to overcome the reliability issues including increase the density and performance speed, reduce power and reduce cost [14]. However, the scaling of silicon-based technology is leading to an unfavourable bottleneck in the coming nano-technology era [15].



Figure 1.4 Basic concept of floating gate (FG) memory cell device structure.

The limitation of scaling in silicon-based technology has faced many challenges in the FG memory cell (Figure 1.4). Continuous decreasing the thickness may lead to defect in the dielectric layer which may generate device failure and reliability concerns and most crucial factor is that high operating voltages and high leakage currents [16].

Conventionally, SiO₂ (silicon dioxide) has been operated as a tunnel barrier layer for flash. Nevertheless, the major limitation of scaling the SiO₂ below the conventional thickness are issues in programming and erasing, memory window (MW) and retention trade-off due to stress induced leakage current (SILC) [17]. Further scaling of SiO₂ beyond 10nm brings problems as the gate oxide gets thinner because of quantum mechanical tunnelling of carriers through such a thin SiO₂ layer. The leakage current not only reduces the reliability of the device, but also creates oxide defects after repeated cycles of operation [18]. However, there are some major issues regarding to fabrication process which formed a mixture of metal and semiconductor and behaves in metallic manner. Further studies still undergoing to replace acceptability and suitability of material as FET channel. Fabrication process may involve a higher cost and time consuming. Therefore, simulation studies are one of a suitable choice as an alternative to investigate the characteristics of a new material especially graphene before actual fabricated and produced to the industries [7].

1.2.1 Tunnel barrier scaling issues

Flash memory requires approximately 15V to 20V biases for device operation. Scaling tunnel dielectrics generates higher electrical stress resulting defects in the gate stack. However, probability of electrons tunnelling in or out will increase exponentially and stored charges can easily leak into the channel resulting the flash cell may reduce both endurance and retention performance [18]. Figure 1.5 shows the scaling thin tunnel oxide below 4 nm resulting higher charges leakage due to direct tunnelling dominates to the tunnel dielectric compared to when thick tunnel oxide of 6-7 nm is used, tunnelling of electrons happens mostly by Fowler-Nordheim (FN) tunnelling. In conclusion, tunnel dielectric scaling creates better program and erase (P/E) and MW for the same P/E voltage, however, the retention is affected poor [19].



Figure 1.5 (a) Tunnel oxide of 6-7 nm and (b) tunnel oxide of less than 4 nm flash memory cell [19].

1.2.2 Graphene as floating gate issues

Graphene also have the remarkable properties such as high carrier mobility, mechanical flexibility as well as thermal conductivity which make it an optimistic material for hereafter electronics [9]. There has been interested in utilising graphene for faster and lesser energy-consuming in NVM in industries [20]. The MW and data retention analysis are important in determining the memory cell performance. However, there is lack of analysis on the memory characteristics for graphene-based FG memory cell due to graphene application is still new in memory cell. To discover more the unique behaviour of graphene in a memory cell, simulation and deep analysis will be performed to investigate the reliability of a single graphene-based memory cell on MW and data retention. The hypothesis on different number of layer and memory performance is still inconclusive. There are few variabilities works that have been done by previous researchers on different number of a graphene layer FG memory cell, however, the optimum number of graphene layer in FG memory cell is still questionable.

Researcher	Number of layers	MW (V)	Electron density, ne (cm ⁻²)	Data retention after 10 years
A. J. Hong	SLG: single-layer	SLG: 2	unmentioned	MLG: Only
(2011) [12]	MLG: unmentioned	MLG: 6		8% data loss
A. Mishra, (2012) [21]	MLG of 6-7 layers	MLG: 6.8	9.1x10 ¹²	unmentioned
S. Bertolazzi, (2013) [22]	MLG of 4-5 layers with additional SLG at channel	8	2.8×10^{13}	Only 30% data retains
A. Mishra, (2014) [23]	MLG: unmentioned	9.4	1x10 ¹³	74% data retains
W. J. Liu, (2015) [24]	single-layer	5.6	unmentioned	unmentioned

Table 1.1 Previous works on the graphene-based FG memory [12, 21-24].

Table 1.1 summarizes the previous work in graphene-based flash memory cell in past 10 years. The introduction to multi-layer graphene (MLG) as FG in flash memory structure may cause to increase the electron density compared to single-layer graphene (SLG) which is capable for storing number of charge accumulation in FG and also can lead to achieve large MW [16]. However, there are limited study on memory reliability on graphene flash memory and also the architecture for graphene layer as the FG is still undergoing research. Therefore, the variability simulation of memory reliability on graphene is choose to overcome some issues regarding the limitation graphene sources and equipment and also, the simulation can reduce time consuming and cost. Using this idea, the variabilities can occur on simulation for variability oxide thickness (VARIOT), P/E volage, data retention and endurance.

The introduction of VARIOT which referred to high-k material as tunnel layer becomes one of outstanding solution. A lot of research studies regarding VARIOT stack is found to have a high field sensitivity compared to single SiO₂ layer resulted in shorter P/E time, lower P/E voltage as well as less leakage in long-term retention time. However, due to high-k optimization of high-k dielectric materials based on their characteristics, the physical thickness of VARIOT considered thicker tunnel oxide compared with SiO₂ layer which expected degrading the P/E performance for memory devices.

1.3 Research Objective

The significant contributions in this research can be highlighted as follow:

- To simulate and analyses the memory performance characteristics of graphenebased FG flash memory cell in terms of data retention and data endurance by using Silvaco TCAD Tools.
- To analyse the reliability of graphene-based FG memory cell by using Variable Oxide Thickness (VARIOT) combination with different high-k materials in terms of data retention and data endurance.

1.4 Scopes of study

The scopes of this research involve the simulation of the graphene FG flash memory; from virtually fabricate the FG flash memory to analyzation of their memory performances. The simulation will be done by using Silvaco TCAD Tools. The structure parameters of a graphene FG flash memory cell which includes thickness, doping, band gap and others are determined by referring to the published data from [23-25]. The dimensions of device are shown in Table 1.2 and the voltage biases is from -14V to -20V for erasing and 14V to 20V for programming.

Gate length, L _G (nm)	600
Tunnel oxide thickness, tox (nm)	8 (SiO ₂)
Blocking oxide thickness, t _{IPD} (nm)	22 (Al ₂ O ₃)
FG thickness, t _{FG} (nm)	5
Control gate thickness, t _{CG} (nm)	15 (TiN)

Table 1.2Device dimension for graphene FG flash memory cell [23].

The analysation of P/E operation, MW, data retention and also data endurance are validated with the previous work of [23]. The literature review was performed to understand the physical mechanism and electrical characteristics of graphene including graphene properties, current-voltage (I-V) characteristics, P/E operation with both models of hot electron injection (HEI) and Fowler-Nordheim (FN) tunnelling model. Introduction of high-k materials into tunnel barrier using VARIOT will be more interesting to the performance of flash memory. The tunnel barrier engineering (TBE) in flash memory using asymmetric structure (low-k/high-k) using SiO₂ as low-k and Aluminium Oxide (Al₂O₃), Silicon Nitride (Si₃N₄), Hafnium Oxide (HfO₂) and Zirconium Oxide (ZrO₂) as high-k for tunnel barrier oxide in flash memory cell to study the data retention and data endurance.

1.5 Research Contribution

The research contributions in this study can be highlighted as follow:

- 1. *VARIOT Optimization*: The optimization of VARIOT tunnel layer for multiple high-k dielectric materials where asymmetric combination of low-k/high-k stack is performed to determine the best asymmetric combination with optimum effective oxide thickness (EOT) and oxide thickness (T_{ox}).
- 2. *Graphene floating gate with high-k tunnel barrier*: Introduction of graphenebased material with high-k tunnel oxide show the best combination in flash memory cell to improve the P/E characteristics, its data retention as well as its data endurance.

1.6 Thesis Organization

This research study is conducted through simulation method and divided into 5 chapters. Chapter 1 is where to memory device background and development are discussed starting with types of memory, their importance in industry and demand to technology. Then, flash memory issues and challenges are highlighted in which the research's problem statements are determined. Based on the problem statements, the objectives of the research are proposed and the scope of the work has been identified. Finally, the research contributions have been highlighted and summarized in this chapter.

Chapter 2 is discussed on literature review of research on flash memory technology which discussed the graphene-based memory cell of flash memory structures are identified and its characteristics are being highlighted. The fundamentals of graphene material are discussed including the graphene properties and its demand to future technology. Furthermore, the concept of tunnel barrier engineering is discussed including introduction on high-k material that applied on the memory cell are explained.

Chapter 3 explained to the methodology of research including flow chart, equation, parameter and validated work from previous review. This chapter covers the research method of this work on simulation for validation from previous research. The research simulation work in this chapter are presented such as dielectric material, device dimension and other parameters. Lastly, the flow to characterize the memory device's reliability is summarized in the flowchart and discussed analytically.

Chapter 4 which result and discussion are demonstrated. The simulation results are presented and discussed in detail which includes the P/E characteristics, data retention and data endurance with aided of figures and tables. The introduction of graphene-based floating gate with VARIOT in flash memory cell are explained with presence of high-k materials.

Finally, Chapter 5 conclude all the findings in this research and the research contributions are highlighted again. Future works of this work are proposed to make sure the continuation of the research and contributions to the society.

REFERENCES

- 1. Konig, K. and Ostendorf, A. (2015). *Optically Induced Nanostructures: Biomedical and Technical Applications*, Berlin: De Gruyter.
- 2. Thompson, S. and Parthasarathy, S. (2009) 'Material today: Moore's law: the future of Si microelectronics', *Materials Today*, 9(6). 20-25.
- Johari, Z. & Ismail, R. (2015). A Review of Graphene Based Field Effect Transistor Architecture and Channel Geometry. *Science of Advanced Materials*, 7, 2011-2020.
- Lichtman, B. (2015). Complimentary Memory Technologies to Reform the Homogeneity, Energy Landscape, and Volatility of Future Memory Hierarchies, *Semantic Scholar*, 1-8.
- Peters, L. (2010, January 12). International Technology Roadmap for Semiconductors (ITRS) Updates. Retrieved from http://maltielconsulting.com/ITRS_2010_Updates_maltiel_semiconductor_consulting.htm 1#ITRS2010.
- Hamzah, M. A. (2018, January). Charge-based Compact Model of Gate-allaround Floating Gate Nanowire with Variable Oxide Thickness for Flash Memory Cell (Doctoral's thesis). Universiti Teknologi Malaysia.
- Rosid, N. A. I. (2015, September). Modeling and Simulation of Strained Graphene Nanoribbon Field Effect Transistor (Master's thesis). Retrieved from eprints.utm.my/id/eprint/77839/1/NurulAidaIzuaniMFKE2016.pdf.
- Nobel Prize in Physics 2010 for graphene 'two-dimensional' material. Science Daily, Nobel Foundation, 2010.
- 20 things you can do with graphene. *Physics World: Nanotechnology*. Retrieved May 15, 2012, from https://www.mse.ucr.edu/sites/g/files/ rcwecm1241/files/2019-05/graphene.pdf.

- Choi, M. S., Lee, G. W., Yu, Y. J., Lee, D. Y., Lee, S. H., Kim, P, Hone, J. and Yoo, W. J., (2012). 'Controlled charge trapping by molybdenum disulphide and graphene in ultrathin heterostructured memory devices', *Nature Communications*, 4(1624), 1-7.
- 11. Geim, A and Novoselov, K (2010). Graphene the perfect atomic lattice. *The Royal Swedish Academy of Sciences*. 1-6.
- A. J. Hong, E. B. Song, H. S. Yu, M. J. Allen, J. Kim, J. D. Fowler, J. K. Wassei,
 Y. Park, Y. Wang, J. Zou, R. B. Kaner, B. H. Weiller and K. L. Wang, (2011).
 'Graphene Flash Memory', ACS Nano, 5(10), p. 7812-7817.
- Hamilton S., (1999). 'Taking Moore's Law into the Next Century', *IEEE Xplore*, 1-6.
- 14. Elnaz Akbari (2014) Graphene and Carbon Nanotube Based Gas Sensor.Philosophy Degree Thesis. Universiti Teknologi Malaysia, Skudai.
- Wang, X., Xie, W. and Xu, J., (2014). 'Graphene Based Non-Volatile Memory Devices', *Advanced Materials*, 26, 5496-5503.
- K. Saranti, S. Paul, (2017) *Charge-Trapping Non-Volatile Memories*. Volume 2 -Emerging Materials and Structures. Heidelberg, Germany: Springer International Publishing.
- P. Pavan, R. Bez, E. Zanoni, 'Flash Memory Cells An Overview', Proc. of IEEE, Vol. 85, No. 8, 1997.
- Deniz Kocaay (2013) High Performance Floating Gate Memories Using Graphene as Charge Storage Medium and Atomic Layer Deposited High-K Dielectric Layers as Tunnel Barrier. Master Thesis, Bilkent University, Ankara Turkey.
- D. C. Gilmer, N. Goel, H. Park, C. Park, S. Verma, G. Bersuker, P. Lysaght, H. H. Tseng, P. D. Kirsch, K. C. Saraswat, R. Jammy, (2009). Engineering the Complete MANOS-type NVM Stack for Best in Class Retention Performance, *IEEE International Electron Devices Meeting*. 1-4.

- Wang, J., Zou, X., Xiao, X., Xu, L., Wang, C., Jiang, C., Ho, J. C., Wang, T., Li, J. and Liao, L. (2014). 'Floating Gate Memory-based Monolayer MoS₂ Transistor with Metal Nanocrystals Embedded in the Gate Dielectrics', *Small: Nano-micro*, 208–213.
- A. Mishra, H. Kalita, M. Waikar, A. Gour, M. Bhaisare, M. Khare, M. Aslam and A. Kottantharayil, (2012). 'Multilayer Graphene as Charge Storage Layer in Floating Gate Flash Memory,' pp. 1-4.
- Bertolazzi, S., Krasnozhon, D. and Kis, A (2013). 'Nonvolatile Memory Cells Based on MoS₂/Graphene Heterostructures', *ACS Nano*, 7(4), 3246-3252.
- A. Mishra, A. Janardanan, M. Khare, H. Kalita and A. Kottantharayil, (2014).
 'Reduced Multilayer Graphene Oxide Floating Gate Flash Memory with Large Memory Window and Robust Retention Characteristics,' IEEE Electron Device Letters, 1-4.
- W. J. Liu, L.Chen, P. Zhou, Q.Q. Sun, H. L. Lu, S. J. Ding, and D. W. Zhang, (2015). 'Chemical-Vapor-Deposited Graphene as Charge Storage Layer in Flash Memory Device,' *Journal of Nanomaterials*, vol. 2016, pp. 1-6.
- 25. A. Hamzah, N. E. Alias, and R. Ismail (2018). 'Low-voltage high-speed programming gate-all-around floating gate memory cell with tunnel barrier engineering'. *Japanese Journal of Applied Physics*, 57(6), pp. 1-8.
- 26. Noyce, R. N., Hoff, E. M. (1981). History of Micro-processor Development at Intel. *IEEE Micro*.
- Hossain, N. M. and Chowdhury, M. H. (2014) Multilayer Graphene Nanoribbon Floating Gate Transistor for Flash Memory. 2014 IEEE International Symposium on Circuits and Systems (ISCAS). 1-5 June 2014. Melbourne VIC, Australia, 806-809.
- K. Saranti, S. Paul, (2017) *Charge-Trapping Non-Volatile Memories*. Volume 2 -Emerging Materials and Structures. Heidelberg, Germany: Springer International Publishing.

- 29. Kumar, D. (2016). A Study about Non-Volatile Memories. *Imperial Journal of Interdisciplinary Research*, 2 (10), 1-18.
- Nayfeh, M. (2018). Chapter 14 Electronics and Communication. In M. Nayfeh (Ed.), *Fundamentals and Applications of Nano Silicon in Plasmonics and Fullerines: Current and Future Trends* (pp. 431-485). Amsterdam: Elsevier.
- L. V. Tho, K. J. Baeg and Y. Y. Noh, (2016). 'Organic nano-floating-gate transistor memory with metal nanoparticles,' Nano Convergence. Vol.3, pp. 1-7.
- C. Zhao, C. Z. Zhao, S. Taylor and P. R. Chalker, (2014). 'Review on Non-Volatile Memory with High-k Dielectrics: Flash for Generation Beyond 32 nm,' *Materials*, vol. 7, pp. 5117-5145.
- 33. Li, D. and Kaner, R. B., (2008). 'Graphene-Based Materials', *Material Science*, 320, 1170-1171
- P. Avouris, Y. M. Lin, F. Xia, D. B. Farmer, Y. Wu, T. Mueller, K. Jenkins, C. Dimitrakopoulos, A. Grill, (2010) Graphene-based fast electronics and optoelectronics. 68th Device Research Conference. 21-23 June 2010, USA, pp. 1-4.
- Qiang, W. H., Yang, L. C., Ming, L. H. and He, Q. (2013). Graphene application in electronic and optoelectronic devices and circuit. *Chin. Phys. B*. 22(9), 1-10.
- Hosseinghadiry, M., Ismail, R., Fotovvatikhah, F., Khaledian, M. and Saeidmanesh, M. (2014). Modelling the Velocity Saturation Region of Graphene Nanoribbon Transistor. *IEEE International Conference on Semiconductor Electronics*. 186-188.
- Len, L. L. (2012). Circuit-Level Models for Graphene Nanoribbon Field-Effect Transistor Bachelor of Electrical Engineering (Electrical-Electronics) Engineering Thesis, Universiti Teknologi Malaysia, Skudai.
- Xian, E. N. H. (2010). Modeling and Performance Evaluation of the Graphene Nanoribbon Field Effect Transistor. Bachelor of Electrical Engineering

(Electrical-Microelectronics) Engineering Thesis, Universiti Teknologi Malaysia, Skudai.

- Sagar, A. S (2011). Graphene-based Field-effect Transistors. Doctorial's dissertation of Materials Science and Engineering, École Polytechnique Fédérale de Lausanne, Switzerland.
- 40. Zhan, D., Yan, J., Lai, L., Ni, Z., Liu, L. and Shen, Z. (2012). Engineering the Electronic Structure of Graphene. *Advanced Materials*, *24*. 4055-4069.
- Celis, A., Nair, M. N., Taleb-Ibrahimi, A., Conrad, E. H., Berger, C., de Heer,
 W. A. and Tejeda, A. (2016). Graphene nanoribbons: fabrication, properties and devices. *Journal of Physics D: Applied Physics*, 49(14), 1-26.
- 42. Jiao, L, Zhang, L., Wang, X., Diankov, G., and Dai, H. (2009). Narrow graphene nanoribbons from carbon nanotubes. *Nature*, *458*, 877-880.
- Barone, V., Hod, O. and Scuseria, G. E. (2006). Electronic Structure and Stability of Semiconducting Graphene Nanoribbons. *Nano letter*, *6*, 2748-2754.
- Kan, E., Yang, J. and Li, Z. (2011) Physics and Applications of Graphene -Theory Graphene Nanoribbons: Geometric, Electronic, and Magnetic Properties. China: IntechOpen, pp. 331-348.
- 45. Kiat, W. K., Ahmadi, M. T. ad Ismail, R. (2012). The Sub-band Effect on the Graphene Nanoribbon Based Field-effect Transistor. *Journal of Nanoelectronics and Optoelectronics*, 7. 361-365.
- 46. Lihkarev, K. K. (1998). 'Layered Tunnel Barriers for Nonvolatile Memory Devices', *Appl. Phys. Lett.*, 73, (15), 2137-2139.
- Specht, M., Stadele, M. and Hofmann, F. (2002). Simulation of High-K Tunnel Barriers for Non-volatile Floating Gate Memories. *Solid-State Device Research Conference*. October 2002. Firenze, Italy, 599-602.
- 48. Govoreanu, B., Blomme, P., Van Houdt, J. and De Meyer, K. Enhanced tunneling current effect for nonvolatile memory applications. Japanese Journal

of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2003. 42(4B): 2020–2024.

- 49. Jain, S., Neema, V., Gupta, D. and Vishwakarma, S. (2016). 'Investigation of Band-gap Engineered Silicon-oxide-Nitride-oxide-Silicon Flash Memory with High-k Dielectric in Tunnel Barrier ant its Impact on Charge Retention Dynamics', *Journal of Nanoelectronics and Optoelectronics*, 11, 6-11.
- Jung, J. and Cho, W.-J. Tunnel Barrier Engineering for Non-Volatile Memory. J. Semi. Technol. Science, 2008. 8(1): 29–32.
- Driussi, F., Marcuzzi, S., Palestri, P and Selmi, L. (2005) Gate Current in Stacked Dielectrics for Advanced FLASH EEPROM Cells, *Proceedings of ESSDERC*, Grenoble, France, 317-320.
- 52. Sarves Verma (2010). *Tunnel Barrier Engineering for Flash Memory Technology*. PhD Thesis. Stanford University, America.
- 53. Lee, J., Choi, J., Park, D. and Kim, D. (2003). 'Degradation of Tunnel Oxide by FN Current Stress and Its Effects on Data Retention Characteristics of 90nm NAND Flash Memory'. 2003 IEEE International Reliability Physics Symposium Proceedings, 2003.
- 54. Yun, J., Kim, G., Lee, J., Kim, Y. J., Shim, W. B., Lee, J., Shin, H., Lee, J. D. and Park, B. (2011). 'Single-Crystalline Si Stacked Array (STAR) NAND Flash Memory'. *IEEE Transaction on Electron Devices*, Vol. 54(4), pp. 1006-1014.
- Y. Chen, B. Zhang, G. Liu, X. Zhuang and E. T. Kang, (2012). 'Graphene and its derivatives: switching ON and OFF,' *Chemical Society Reviews*. vol. 41, pp. 4585–4772.
- 56. Lee, K., Tsai, J., Chang, R., Lin, H. and Huang, T. (2013). 'Low-voltage highspeed programming/erasing floating-gate memory device with gate all-around polycrystalline silicon nanowire'. *Applied Physics Letters*. 103, 153102.

- Keeney, S., Piccini, F., Morelli, M. and Mathewson, A. (1990). 'Complete Transient Simulation of Flash EEPROM Devices', *IEDM Technical Digest*. 201-204.
- 58. Zakaria, M. R., Hashim, M. N., Hashim, U., Ayub, R. M., Adam, T. and Al-Mufti, A. W. (2014) An Overview and Simulation Study of Conventional Flash Memory Floating Gate Device Using Concept F-N Tunnelling Mechanism. *Fifth International Conference on Intelligent Systems, Modelling and Simulation.* 1-6.
- Rina Anuar (2012) Analysis of Mosfet-Like Graphene Field-Effect Transistor (GFET) Using Silvaco's Tcad Tools. Bachelor of Engineering Thesis. Universiti Teknologi Malaysia, Skudai.
- T. Thingujam, K. Jolson, M. Kumar, S. K. Sarkar, (2017). 'TCAD based modeling and simulation of Graphene Nanostructured FET (GFET) for High Frequency Performance,' *Journal of Engineering Technology*, vol. 6 (1), pp. 1-5.
- Wen-Xiao, W., Mei, Z., Xinqi, L., Si-Yu, L., Xiaosong, W., Wenhui, D. and Lin H. (2016). 'Energy gaps of atomically precise armchair graphene sidewall nanoribbons', *Phys. Rev. B*, 93, 241403.
- 62. Garg, R., Dutta, N. K. and Choudhury, N. R. (2014). 'Work Function Engineering of Graphene', *Nanomaterials*, 4, 267-300.
- Hong, Y. M., Yun, H. L., Jia, D. L., Shu Z., Andrew, T. S. W. and Wei, C. (2013). 'Manipulating the electronic and chemical properties of graphene via molecular functionalization', *Progress in Surface Science*, 88, 132–159.
- Kosynkin, D. V., Higginbotham, A. L., Sinitskii, A., Lomeda, J. R., Dimiev,
 A., Price, B. K. and Tour, J. M. (2009). 'Longitudinal unzipping of carbon nanotubes to form graphene nanoribbons', *Nature*, 458, 872–876.

LIST OF PUBLICATIONS

List of presented conference:

- M. Hilman Ahmad, N Ezaila Alias, Afiq Hamzah, Zaharah Johari, M. S. Z. Abidin, Norlina Paraman, M. L. Peng Tan, Razali Ismail, (8 October 2019). Reliability of graphene as charge storage layer in floating gate flash memory. National Symposium on Micro-Nano Technology (NaSMiNT) 2019 organized by Ministry of Science, Technology and Innovation (MOSTI) at Malaysia Global Innovation & Creativity Center (MaGIC), Cyberjaya, Selangor.
- M. Hilman Ahmad, N Ezaila Alias, Afiq Hamzah, Zaharah Johari, M. S. Z. Abidin, Norlina Paraman, M. L. Peng Tan, Razali Ismail, (28-29 November 2019). Reliability of graphene as charge storage layer in floating gate flash memory. 3rd International Conference on Electrical, Electronic, Communication and Control Engineering (ICEECC) 2018 organized by School of Electrical Engineering, Faculty of Engineering, Universiti Teknologi Malaysia (UTM) at KSL Hotel, Johor Bahru, Johor.
- 3. M. Hilman Ahmad, N Ezaila Alias, Afiq Hamzah, Zaharah Johari, MSZ Abidin, Razali Ismail, (26-28 November 2018). Graphene as Charge Storage Layer in Floating Gate Flash Memory with High-k Tunnel Barrier Engineering. IEEE Student Conference on Research and Development (SCOReD) 2018 organized by Multimedia University Malaysia (MMU) at Bangi Golf Resort, Bangi, Selangor.

List of paper published:

 M. Hilman Ahmad, N Ezaila Alias, Afiq Hamzah, Zaharah Johari, M. S. Z. Abidin, Norlina Paraman, M. L. Peng Tan, Razali Ismail, (2019). Reliability of graphene as charge storage layer in floating gate flash memory. Indonesian Journal of Electrical Engineering and Informatics (IJEEI). DOI: 10.11591/ijeei.v7i2.1170. M. Hilman Ahmad, N Ezaila Alias, Afiq Hamzah, Zaharah Johari, MSZ Abidin, Razali Ismail, (2018). Graphene as Charge Storage Layer in Floating Gate Flash Memory with Highk Tunnel Barrier Engineering. 2018 IEEE Student Conference on Research and Development (SCOReD).